Nanoprobing on the SRAM static noise margin (SNM) soft fail analysis

被引:0
|
作者
Chen, C. Q. [1 ]
Ng, P. T. [1 ]
Rivai, Francis [1 ]
Ma, Y. Z. [1 ]
Tan, P. K. [1 ]
Tan, H. [1 ]
Lam, Jeffery [1 ]
Mai, Z. H. [1 ]
机构
[1] GLOBALFOUNDRIES Pte Ltd, 60 Woodlands Ind Pk D St 2, Singapore 738406, Singapore
关键词
nanoprobing; SRAM; SNM; soft fail;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the semiconductor technology continues to scale, the stability and performance of embedded SRAM are growing concerns during the design and analysis stages. Maintaining an acceptable Static Noise Margin (SNM) in the embedded SRAM while scaling the minimum feature size and supply voltage of the integrated circuit (IC) becomes increasingly challenging. As a result, the manufacturing process window continues to shrink. This increases the difficulty for the failure analysis as many soft failures are induced by the reducing process margin. In this paper, a case study on an advanced technology node embedded SRAM soft fail was analyzed. Nanoprobing was employed at the room temperature to do SNM analysis at Metal 1 on the suspected location. Abnormal SNM window was observed at the room temperature analysis. Further analysis at high temperature on the same bit confirmed the soft failure bit. This correlates to the testing failure mode result. This case study is a good example for others who encounter same kind of the embedded SRAM soft failure
引用
收藏
页码:60 / 63
页数:4
相关论文
共 50 条
  • [1] The demonstrations and discussion for Static/Read/Write Noise Margin (SNM/RNM/WNM) via Nanoprobing to SRAM FA applications
    Lai, LiLung
    Li, Nan
    Zhang, Oscar
    Bao, Tim
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 26 - 30
  • [2] The SRAM Soft failure analysis with SNM & TR characterization by Nanoprobing in sub 45nm
    Hong, Jakyung
    Cho, S. J.
    Han, Y. W.
    Choi, H. S.
    Kim, T. E.
    Son, S. J.
    Kim, H. S.
    Kwon, S. D.
    Oh, Y. S.
    ISTFA 2009, 2009, : 76 - 80
  • [3] The Static Noise Margin (SNM) of Quaternary SRAM using Quantum SWS-FET
    Saman, B.
    Heller, E.
    Jain, F.C.
    International Journal of High Speed Electronics and Systems, 2024, 33 (2-3)
  • [4] 90nm technology SRAM soft fail analysis using nanoprobing and junction stain TEM
    Zimmermann, Gunnar
    Mueller, Stefan
    ISTFA 2006, 2006, : 512 - +
  • [5] STATIC-NOISE MARGIN ANALYSIS OF MOS SRAM CELLS
    SEEVINCK, E
    LIST, FJ
    LOHSTROH, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 748 - 754
  • [6] Static Noise Margin Analysis of 6T SRAM Cell
    Jose, Abinkant A.
    Balan, Nikhitha C.
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2015, 2016, 394 : 249 - 258
  • [7] Static Noise Margin and Power Dissipation Analysis of various SRAM Topologies
    Mishra, Prajna
    John, Eugene
    Lin, Wei-Ming
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 469 - 472
  • [8] Static Noise Margin Analysis for Cryo-CMOS SRAM Cell
    Hu, Vita Pi-Ho
    Liu, Chang-Ju
    2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [9] Stability and Static Noise Margin Analysis of Low-Power SRAM
    Keerthi, Rajasekhar
    Chen, Chein-in Henry
    2008 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2008, : 1681 - 1684
  • [10] Statistical (M-C) and Static noise margin analysis of the SRAM cells
    Prasad, Govind
    Kusuma, Rambabu
    2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,