Opcode encoding for low-power instruction fetch

被引：2

作者：

Kim, S ^{[1
]}

Kim, J ^{[1
]}

机构：

[1] Seoul Natl Univ, Dept Comp Sci, Kwanak Ku, Seoul 151742, South Korea

来源：

ELECTRONICS LETTERS | 1999年 / 35卷 / 13期

关键词：

D O I：

10.1049/el:19990752

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A method for encoding opcodes For low-power instruction Fetching is described. To reduce the switching activity from opcode changes in the instruction fetch logic, opcodes are assigned so that more frequently consecutive instruction pairs have a smaller Hamming distance between their opcodes. The experimental result shows that a switching activity reduction of 37.4 - 66.7% is achievable over a naive encoding method.

引用

页码：1064 / 1065

页数：2

共 50 条

[31] Guaranteeing Instruction Fetch Behavior with a Lookahead Instruction Fetch Engine (LIFE)
Hines, Stephen
Peress, Yuval
Gavin, Peter
Whalley, David
Tyson, Gary
[J]. LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2009, : 119 - 128
[32] Proactive Instruction Fetch
Ferdman, Michael
Kaynak, Cansu
Falsafi, Babak
[J]. PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 152 - 162
[33] Vertically Differential Encoding method for low-power LCD interface
Okumura, Haruhiko
Baba, Masahiro
Takagi, Ayako
[J]. 2007 SID INTERNATIONAL SYMPOSIUM, DIGEST OF TECHNICAL PAPERS, VOL XXXVIII, BOOKS I AND II, 2007, 38 : 1543 - 1546
[34] Low-power encoding method for data interface of color CIS
Liu, Yi
Yang, Yintang
Wen, Bo
[J]. Xinan Jiaotong Daxue Xuebao/Journal of Southwest Jiaotong University, 2010, 45 (04): : 568 - 573
[35] A low-power dTLB design based on memory region encoding
Microprocessor Research and Development Center, Peking University, Beijing 100871, China
[J]. Chin J Electron, 2008, 4 (595-601):
[36] Low-power bus encoding using an adaptive hybrid algorithm
Brahmbhatt, Avnish R.
Zhang, Jingyi
Wu, Qing
Qiu, Qinru
[J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 987 - +
[37] A Low-Power dTLB Design Based on Memory Region Encoding
Xie Jinsong
Li Xianfeng
Tong Dong
Chen Jie
Cheng Xu
[J]. CHINESE JOURNAL OF ELECTRONICS, 2008, 17 (04) : 595 - 601
[38] An operation rearrangement technique for power optimization in VLIW instruction fetch
Shin, D
Kim, J
Chang, N
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 809 - 809
[39] Low-Power Testing for Low-Power Devices
Wen, Xiaoqing
[J]. 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 261 - 261
[40] Compiler managed dynamic instruction placement in a low-power code cache
Ravindran, RA
Nagarkar, PD
Dasika, GS
Marsman, ED
Senger, RM
Mahlke, SA
Brown, RB
[J]. CGO 2005: INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2005, : 179 - 190

← 1 2 3 4 5 →