Memory Affinity: Balancing Performance, Power, Thermal and Fairness for Multi-core Systems

被引:4
|
作者
Jia, Gangyong [1 ]
Li, Xi [1 ]
Wang, Chao [1 ]
Zhou, Xuehai [1 ]
Zhu, Zongwei [1 ]
机构
[1] Univ Sci & Technol China, Dept Comp Sci & Technol, Hefei 230027, Peoples R China
关键词
Memory system; memory affinity; performance; power; fairness;
D O I
10.1109/CLUSTER.2012.33
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Main memory is expected to grow significantly in both speed and capacity for it is a major shared resource among cores in a multi-core system, which will lead to increasing power consumption. Therefore, it is critical to address the power issue without seriously decreasing performance in the memory subsystem. In this paper, we firstly propose memory affinity which retains the active and low power memory ranks as long as possible to avoid frequently switching between active and low power status, and then present a memory affinity aware scheduling (MAS) to balance performance, power, thermal and fairness for multi-core systems. Experimental results demonstrate our memory affinity aware scheduling algorithms well adapt to system loading to maximize power saving and avoid memory hotspot at the same time while sustaining the system bandwidth demand and preserving fairness among threads.
引用
收藏
页码:605 / 609
页数:5
相关论文
共 50 条
  • [1] PPT: Joint Performance/Power/Thermal Management of DRAM Memory for Multi-Core Systems
    Lin, Chung-Hsiang
    Yang, Chia-Lin
    King, Ku-Jei
    [J]. ISLPED 09, 2009, : 93 - 98
  • [2] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    [J]. ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 335 - 346
  • [3] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (03) : 335 - 346
  • [4] Fairness via source throttling: A configurable and hgh-performance fairness substrate for multi-core memory systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    [J]. ACM SIGPLAN Notices, 2010, 45 (03): : 335 - 346
  • [5] A Performance Conserving Approach for Reducing Memory Power Consumption in Multi-Core Systems
    Fang, Juan
    Lu, Jiajia
    Wang, Mengxuan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (07)
  • [6] Memory performance attacks: Denial of memory service in multi-core systems
    Moscibroda, Thomas
    Mutlu, Onur
    [J]. USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, 2007, : 257 - 274
  • [7] MESS: Memory Performance Debugging on Embedded Multi-core Systems
    Chattopadhyay, Sudipta
    [J]. MODEL CHECKING SOFTWARE, SPIN 2015, 2015, 9232 : 105 - 125
  • [8] Modeling and control for thermal balancing of multi-core processors
    Wang, Jianfei
    Liu, Steven
    [J]. JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2013, 350 (07): : 1836 - 1847
  • [9] NBTI Aware Workload Balancing in Multi-core Systems
    Sun, Jin
    Kodi, Avinash
    Louri, Ahmed
    Wang, Janet M.
    [J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 833 - +
  • [10] Combine Thread with Memory Scheduling for Maximizing Performance in Multi-core Systems
    Jia, Gangyong
    Han, Guangjie
    Shi, Liang
    Wan, Jian
    Dai, Dong
    [J]. 2014 20TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2014, : 298 - 305