Fairness via source throttling: A configurable and hgh-performance fairness substrate for multi-core memory systems

被引:0
|
作者
Ebrahimi, Eiman [1 ]
Lee, Chang Joo [1 ]
Mutlu, Onur [2 ]
Patt, Yale N. [1 ]
机构
[1] Department of Electrical and Computer Engineering, University of Texas, Austin, United States
[2] Computer Architecture Laboratory (CALCM), Carnegie Mellon University, United States
来源
ACM SIGPLAN Notices | 2010年 / 45卷 / 03期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:335 / 346
相关论文
共 15 条
  • [1] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    [J]. ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2010, : 335 - 346
  • [2] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (03) : 335 - 346
  • [3] Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multicore Memory Systems
    Ebrahimi, Eiman
    Lee, Chang Joo
    Mutlu, Onur
    Patt, Yale N.
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2012, 30 (02):
  • [4] Memory Affinity: Balancing Performance, Power, Thermal and Fairness for Multi-core Systems
    Jia, Gangyong
    Li, Xi
    Wang, Chao
    Zhou, Xuehai
    Zhu, Zongwei
    [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2012, : 605 - 609
  • [5] Scalable Multi-core Model Checking Fairness Enhanced Systems
    Liu, Yang
    Sun, Jun
    Dong, Jin Song
    [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2009, 5885 : 426 - 445
  • [6] Memory performance attacks: Denial of memory service in multi-core systems
    Moscibroda, Thomas
    Mutlu, Onur
    [J]. USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, 2007, : 257 - 274
  • [7] MESS: Memory Performance Debugging on Embedded Multi-core Systems
    Chattopadhyay, Sudipta
    [J]. MODEL CHECKING SOFTWARE, SPIN 2015, 2015, 9232 : 105 - 125
  • [8] Combine Thread with Memory Scheduling for Maximizing Performance in Multi-core Systems
    Jia, Gangyong
    Han, Guangjie
    Shi, Liang
    Wan, Jian
    Dai, Dong
    [J]. 2014 20TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2014, : 298 - 305
  • [9] A Performance Conserving Approach for Reducing Memory Power Consumption in Multi-Core Systems
    Fang, Juan
    Lu, Jiajia
    Wang, Mengxuan
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (07)
  • [10] iBuddy: Inverse Buddy for Enhancing Memory Allocation/Deallocation Performance on Multi-Core Systems
    Park, Heekwon
    Choi, Jongmoo
    Lee, Donghee
    Noh, Sam H.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (03) : 720 - 732