Radix-4 Max-log-MAP Parallel Turbo Decoder Architecture with a New Cache Memory Data Flow for LTE

被引：0
|
作者：
Adiono, Trio [1 ]
Marvin [1 ]
机构：
[1] Inst Teknol Bandung, Dept Elect Engn, Bandung, Indonesia
来源：
IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012) | 2012年
关键词：
Turbo decoder; LTE; parallelization; Max-log-MAP radix-4; data hazard; branch metric; cache memory; IMPLEMENTATION; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a design of turbo decoder VLSI arcitecture based on 3GPP-LTE standard. In order to meet the LTE peak data rate of 326.4 Mbps, parallelization of the MAP decoder and Max-log-MAP radix-4 decoding algorithm are utilized in this work. A thorough analysis of how the MAP decoder work in parallel is presented. We describe the data dependency between each MAP decoder and hazard that cames from the usage of parallelization, in which we modify the data flow and architecture of the branch/transition metric cache memory to increase the concurrency of parallelization method and eliminate the hazard. Proposed design has a maximum throughput of 347.8 Mbps.
引用
收藏
页数：6
相关论文
共 26 条
  • [1] Improving the max-log-MAP turbo decoder
    Vogt, J
    Finger, A
    ELECTRONICS LETTERS, 2000, 36 (23) : 1937 - 1939
  • [2] A Programmable Max-Log-MAP Turbo Decoder Implementation
    Salmela, Perttu
    Sorokin, Harri
    Takala, Jarmo
    VLSI DESIGN, 2008,
  • [3] A pipeline sliding window max-log-map turbo decoder
    Li, Ming
    Peng, Ming-Ming
    Jiang, Jing-Sai
    Wan, Fa-Yu
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 363 - +
  • [4] Parallel turbo decoder using a low latency Max-Log-MAP kernel for a VLIW DSP
    Jiang, YT
    Ma, J
    Saidi, A
    Jiang, Y
    APOC 2001: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS: WIRELESS AND MOBILE COMMUNICATIONS, 2001, 4586 : 206 - 217
  • [5] Implementation of Turbo Decoder Using MAX-LOG-MAP Algorithm in VHDL
    Mishra, Shivshankar
    Shukla, Harshit
    Madhekar, Suneel
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [6] A new iterative channel estimator for the log-MAP & max-log-MAP turbo decoder in Rayleigh fading channel
    Ang, WP
    Garg, HK
    GLOBECOM '01: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2001, : 3252 - 3256
  • [7] Low Complexity Modified Constant Log-Map Algorithm for Radix-4 Turbo Decoder
    Bahirgonde, Prabhavati D.
    Dixit, Shantanu K.
    2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
  • [8] A Unified Parallel Radix-4 Turbo Decoder for Mobile WiMAX and 3GPP-LTE
    Kim, Ji-Hoon
    Park, In-Cheol
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 487 - +
  • [9] A power efficient reconfigurable Max-Log-MAP turbo decoder for wireless communication systems
    Han, JH
    Erdogan, AT
    Arslan, T
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 247 - 250
  • [10] High performance and low complexity Max-Log-MAP algorithm for FPGA turbo decoder
    Hsu, MH
    Huang, JF
    7TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2005, : 833 - 838
123