A comparative study and design of decimation filter for high-precision audio data converters

被引:0
|
作者
Zanjani, SMM [1 ]
Fakhraie, SM [1 ]
Shoaei, O [1 ]
机构
[1] Univ Tehran, ECE Dept, IC Design Ctr, Tehran, Iran
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper begins with comparing different highlevel low-power design techniques for audio decimation filters. It then goes forward by presenting a multiplierless, low-power mufti-stage digital filter for decimation in digital audio applications. A four-stage decimation filter with down-sampling factor of 128 is developed. A mufti-stage CIC filter which reduces the sampling rate by 16 is used for the first stage. Two halfband filters and a FIR droop correction filter follow the CIC filter each reducing the sampling rate by two. Techniques to simultaneously achieve high performance and low power consumption are discussed in detail. The minimum stopband attenuation of the decimator is more than 120 dB and the passband ripple is less than 0.001 dB. The worst-case power and active area of the decimation filter are estimated using library of standard cells of 0.18 mu m CMOS process. Results of Matlab and Simulink simulations conclude this work.
引用
收藏
页码:139 / 143
页数:5
相关论文
共 50 条
  • [1] Design and implementation of a decimation filter for high performance audio applications
    Abed, Khalid H.
    Nerurkar, Shailesh B.
    Colaco, Stephen
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 812 - +
  • [2] Design of a digital decimation filter for high-precision 4-order Sigma-Delta ADC
    Chen Weiping
    Qiang, Fu
    Liu Xiaowei
    Yan, Xiao
    Bin, Zhang
    Yang Yuheng
    MICRO-NANO TECHNOLOGY XIII, 2012, 503 : 415 - 419
  • [3] A High-Precision Audio Σ-Δ D/A Converter
    Bai, Tao
    Xie, Long
    Li, Zhen
    Yang, Jiang
    Chen, Zhijie
    Wan, Peiyuan
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2020, : 120 - 123
  • [4] Design of High-Precision FIR Filter Based on Verilog HDL
    Yuan Jun
    Feng Quanyuan
    Wang Dan
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 5198 - 5202
  • [5] Algorithmic design of high-precision low-power multi-stage decimation filters
    Zanjani, S. M. Mortazavi
    Omam, S. Rahimian
    Fakhraie, S. M.
    Shoaei, O.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 184 - +
  • [6] A decimation filter design and implementation for oversampled sigma delta A/D converters
    Chen, L
    Zhao, YF
    Gao, DY
    Wen, W
    Wang, ZM
    Zhu, XF
    Peng, HP
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 55 - 58
  • [7] A modified decimation filter design for oversampled sigma delta A/D converters
    Lei, C
    Zhao, YF
    Gao, DY
    Wu, W
    Wang, ZM
    Zhu, XF
    Peng, HP
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 294 - 297
  • [8] Selecting and using high-precision D/A converters
    Steward, Chad
    Steer, Alison
    Electronic Products (Garden City, New York), 2010, 52 (04):
  • [9] MULTISTAGE DECIMATION FILTER DESIGN TECHNIQUE FOR HIGH-RESOLUTION SIGMA-DELTA A/D CONVERTERS
    PARK, S
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1992, 41 (06) : 868 - 873
  • [10] Study on the Design of A High-precision Indoor Positioning System
    Li, Lei
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN MECHANICAL ENGINEERING AND INDUSTRIAL INFORMATICS (AMEII 2016), 2016, 73 : 179 - 184