共 50 条
- [32] Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models 2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 634 - 637
- [33] Power consumption reduction using dynamic control of micro processor performance INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 10 - 18
- [35] BRAIN: BehavioR based Adaptive Intrusion detection in Networks: Using Hardware Performance Counters to detect DDoS Attacks 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 587 - 588
- [36] Delay and Power Consumption Estimation in Embedded Systems Using Hierarchical Performance Modeling 2015 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), 2015, : 34 - 39
- [38] Performance and power consumption of computers using batch service with event and time counter PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND NETWORKS, 2007, : 133 - +
- [39] Using a Hybrid LDO Regulator and a Switching Regulator Circuit to Reduce the Power Consumption in the Light Load Operation of a Server Motherboard 2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 547 - 552