Mixed signal SIMD processor array vision chip for real-time image processing

被引:16
|
作者
Carey, Stephen J. [1 ]
Barr, David R. W. [1 ]
Wang, Bin [1 ]
Lopich, Alexey [1 ]
Dudek, Piotr [1 ]
机构
[1] Univ Manchester, Sch Elect & Elect Engn, Manchester M13 9PL, Lancs, England
基金
英国工程与自然科学研究理事会;
关键词
Vision chip; Smart sensor; Asynchronous image processing; Cellular processor array; SENSOR;
D O I
10.1007/s10470-013-0192-x
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A prototype vision chip has been designed that incorporates a 20 x 64 array of processing elements on a 31 mu m pitch. Each processor element includes 14 bits of digital memory in addition to seven analogue registers. Digital operands include NOR and NOT with operations of diffusion, subtraction, inversion and squaring available in the analogue domain. The cells of the array can be configured as an asynchronous propagation network allowing operations such as flood filling to occur with times of similar to 1 mu s across the array. Exploiting this feature allows the chip to recognise the difference between closed and open shapes at 30,000 frames per second. The chip is fabricated in 0.18 mu m CMOS technology.
引用
收藏
页码:385 / 399
页数:15
相关论文
共 50 条
  • [41] A linear systolic array for real-time morphological image processing
    Diamantaras, KI
    Kung, SY
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 17 (01): : 43 - 55
  • [42] REAL-TIME PROCESSOR FOR ARRAY SPECKLE INTERFEROMETRY
    CHIN, G
    FLOREZ, J
    BORELLI, R
    FONG, W
    MIKO, J
    TRUJILLO, C
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1989, 36 (01) : 958 - 961
  • [43] A COMPACT REAL-TIME VISION SYSTEM USING INTEGRATED MEMORY ARRAY PROCESSOR ARCHITECTURE
    OKAZAKI, S
    FUJITA, Y
    YAMASHITA, N
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 446 - 452
  • [44] ACOUSTOOPTIC SIGNAL-PROCESSING FOR REAL-TIME IMAGE RECOGNITION
    MOLLEY, PA
    STALKER, KT
    [J]. OPTICAL ENGINEERING, 1990, 29 (09) : 1073 - 1080
  • [45] Mixed-signal VLSI architecture for real-time computer vision
    Dallaire, S
    Tremblay, M
    Poussart, D
    [J]. REAL-TIME IMAGING, 1997, 3 (05) : 307 - 317
  • [46] A SINGLE-CHIP 16-BIT 25-NS REAL-TIME VIDEO IMAGE SIGNAL PROCESSOR
    KIKUCHI, K
    NUKADA, Y
    AOKI, Y
    KANOU, T
    ENDO, Y
    NISHITANI, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1662 - 1667
  • [47] A SINGLE CHIP DIGITAL SIGNAL PROCESSOR AND ITS APPLICATION TO REAL-TIME SPEECH ANALYSIS
    HAGIWARA, Y
    KITA, Y
    MIYAMOTO, T
    TOBA, Y
    HARA, H
    AKAZAWA, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (01) : 91 - 99
  • [48] A Custom dual-processor System for Real-time Neural Signal Processing
    Meloni, Paolo
    Rubattu, Claudio
    Tuveri, Giuseppe
    Raffo, Luigi
    [J]. IFAC PAPERSONLINE, 2016, 49 (25): : 61 - 67
  • [49] A SINGLE CHIP DIGITAL SIGNAL PROCESSOR AND ITS APPLICATION TO REAL-TIME SPEECH ANALYSIS
    HAGIWARA, Y
    KITA, Y
    MIYAMOTO, T
    TOBA, Y
    HARA, H
    AKAZAWA, T
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (01): : 339 - 346
  • [50] Social Signal Processing for Real-time Situational Understanding: a Vision and Approach
    Jayarajah, Kasthuri
    Yao, Shuochao
    Mutharaju, Raghava
    Misra, Archan
    De Mel, Geeth
    Skipper, Julie
    Abdelzaher, Tarek
    Kolodny, Michael
    [J]. 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON MOBILE AD HOC AND SENSOR SYSTEMS (MASS), 2015, : 627 - 632