Evaluation and Verification of Enhanced Electrical Performance of Advanced Coreless Flip-chip BGA Package with Warpage Measurement Data

被引:0
|
作者
Kim, GaWon [1 ]
Yu, JiHeon [1 ]
Park, ChulWoo [1 ]
Hong, SeoungJoon [1 ]
Kim, JinYoung [1 ]
Rinne, Glenn [1 ]
Lee, ChoonHeung [1 ]
机构
[1] Amkor Technol Korea Inc, R&D Ctr, Seoul 133706, South Korea
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the 8+1-layer coreless substrate of fcBGA will be introduced, which was revised from the 12-layer core substrate. This coreless substrate was manufactured in Shinko using an advanced ABF film (GZ41) having low CTE for lower warpage and better assembly performance. To evaluate and verify the electrical performance, the fabricated coreless substrate was measured for S- and Z-parameters in frequency-domain and measured for differential TDR impedance and eye-diagram & timing jitter histogram in time-domain. The simulated and measured results were compared with the simulated results of the 12-layer core substrate for evaluation of the improvement from signal/power integrity. In order to evaluate the assembly performance of the coreless substrate, the warpage data and basic material data (Tg, CTE) were measured and demonstrated for die attach area and non-die area.
引用
收藏
页码:897 / 903
页数:7
相关论文
共 24 条
  • [1] High performance coreless flip-chip BGA packaging technology
    Chang, David
    Wang, Y. P.
    Hsiao, C. S.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1765 - +
  • [2] Advanced Coreless Flip-chip BGA Package with High Dielectric Constant Thin Film Embedded Decoupling Capacitor
    Kim, GaWon
    Lee, SeungJae
    Yu, JiHeon
    Jung, GyuIck
    Kim, JinYoung
    Karim, Nozard
    Yoo, HeeYeoul
    Lee, ChoonHeung
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 595 - 600
  • [3] High-performance flip-chip BGA technology based on thin-core and coreless package substrate
    Koide, Masateru
    Fukuzono, Kenji
    Yoshimura, Hideaki
    Sato, Toshihisa
    Abe, Kenichiro
    Fujisaki, Hidehiko
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1869 - +
  • [4] High-performance flip-chip BGA technology based on thin-core and coreless package substrate
    Fujitsu Limited, Kawasaki 211-8588, Japan
    不详
    J. Jpn. Inst. Electron. Packag., 2008, 3 (212-216):
  • [5] Design and Electrical Performance Analysis on Coreless Flip Chip BGA Substrate
    Huang, Chih-Yi
    Wang, Chen-Chao
    Hsieh, Tsun-Lung
    Tsai, Cheng-Yu
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [6] Warpage Measurement and Simulation of Flip-Chip PBGA Package under Thermal Loading
    Tsai, M. V.
    Chang, H. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 145 - 148
  • [7] Comparative analysis of electrical performance on coreless and standard flip-chip substrate
    Sung, Robert
    Chiang, Kevin
    Wang, Yu-Po
    Hsiao, C. S.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1921 - +
  • [8] Study of underfill resin properties for high performance flip-chip BGA package
    Sawada, Y
    Harada, K
    Fujioka, H
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 588 - 593
  • [9] Study of package warp behavior for high-performance flip-chip BGA
    Sawada, Y
    Harada, K
    Fujioka, H
    MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 465 - 471
  • [10] Analysis of warpage of a flip-chip BGA package under thermal loading: Finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    van der Plas, G.
    Beyer, G.
    Beyne, E.
    MICROELECTRONIC ENGINEERING, 2023, 271