Modeling of Coupled TSVs in 3D ICs

被引:0
|
作者
Engin, A. Ege [1 ]
Raghavan, Srinidhi N. [1 ]
机构
[1] San Diego State Univ, Dept Elect & Comp Engn, San Diego, CA 92182 USA
关键词
THROUGH-SILICON; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents analytical formulas to extract an equivalent circuit model for coupled through silicon via (TSV) structures in a 3D integrated circuit. We make use of a multiconductor transmission line approach to model coupled TSV structures. TSVs are embedded in a lossy silicon medium, hence they behave as metal-insulator-semiconductor (MIS) transmission lines. The models we present can accurately capture the transition between slow-wave and dielectric quasi-TEM modes, which are characteristic for MIS transmission lines, as well as the metal-oxide- semiconductor (MOS) varactor capacitance. The results are validated against 2D quasi-static simulations and 3D full-wave electromagnetic simulations. The derived equivalent circuit models can easily be applied in circuit simulators to analyze crosstalk behavior of TSVs in a 3D integrated system.
引用
收藏
页码:7 / 11
页数:5
相关论文
共 50 条
  • [1] Recovery of Faulty TSVs in 3D ICs
    Roy, Surajit Kumar
    Roy, Kaustav
    Giri, Chandan
    Rahaman, Hafizur
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 528 - 531
  • [2] Modeling and Impedance Analysis of Power Distribution Network in 3D ICs with TSVs
    Zhang, Wei
    Yan, Zhaowen
    Wu, Chunyu
    Wang, Jianwei
    2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017, : 321 - 326
  • [3] Fault Detection and Redundancy Design for TSVs in 3D ICs
    Hu, Sai
    Wang, Qin
    Guo, Zheng
    Xie, Jing
    Mao, Zhigang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [4] TSVs in Early Layout Design Exploration for 3D ICs
    Ahmed, Mohammad A.
    Chrzanowska-Jeske, M.
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [5] THERMAL ANALYSIS OF 3D ICS WITH TSVS PLACEMENT OPTIMIZATION
    Ren, Zongqing
    Alqahtani, Ayed
    Bagherzadeh, Nader
    Lee, Jaeho
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2019, 2020,
  • [6] Pre-Bond Probing of TSVs in 3D Stacked ICs
    Noia, Brandon
    Chakrabarty, Krishnendu
    2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [7] System-Level Analysis of 3D ICs with Thermal TSVs
    Alqahtani, Ayed
    Ren, Zongqing
    Lee, Jaeho
    Bagherzadeh, Nader
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
  • [8] A Low Overhead Leakage Test Structure for TSVs of 3D ICs
    Pei, Songwei
    Geng, Ye
    Jin, Yu
    2016 2ND INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS - COMPUTING TECHNOLOGY, INTELLIGENT TECHNOLOGY, INDUSTRIAL INFORMATION INTEGRATION (ICIICII), 2016, : 166 - 169
  • [9] A Built-In Method for Measuring the Delay of TSVs in 3D ICs
    Wu, Han-Yu
    Chen, Yong-Xiao
    Li, Jin-Fu
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [10] Oscillation Ring Testing Methodology of TSVs in 3D Stacked ICs
    Harb, Shadi M. S.
    Eisenstadt, William
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,