MSIM : A Highly Parallel Near-Memory Accelerator for MinHash Sketch

被引:0
|
作者
Sinha, Aman [1 ]
Mai, Jhih-Yong [1 ]
Lai, Bo-Cheng [1 ]
机构
[1] Natl Yang Ming Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan
关键词
Processing-In-Memory; Near Memory Processing; MinHash Sketches; Long read genome assembly;
D O I
10.1109/SOCC56010.2022.9908115
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Genome Assembly is an important Big Data analytics which involves massive computations for similarity searches on sequence databases. Being major component of runtime, similarity searches require careful design for scalable performance. MinHash Sketching is an extensively used data structure in Long-read genome assembly pipelines, which involves generating, randomizing and minimizing a set of hashes for all the k-mers in genome sequences. Compute-hungry MinHash sketch processing on commercially available multi-threaded CPUs suffer from the limited bandwidth of the L1-cache, which causes the CPUs to stall. Near-Data Processing (NDP) is an emerging trend in data-bound Big Data analytics to harness the low-latency, high-bandwidth available within the Dual In-line Memory Modules (DIMMs). While NDP architectures have generally been utilized for memory-bound computations, MinHash sketching is a potential application that can gain massive throughput by exploiting memory Banks as higher bandwidth L1-cache. In this work, we propose MSIM, a distributed, highly parallel and efficient hardware-software co-design for accelerating MinHash Sketch processing on light-weight components placed on the DRAM hierarchy. Multiple ASIC-based Processing Engines (PEs) placed at the bank-group-level in MSIM provide high-parallelism for low-latency computations. The PEs sequentially access data from all Banks within their bank-group with the help of a dedicated Address calculator, which utilizes an optimal data mapping scheme. The PEs are controlled by a custom Arbiter, which is directly activated by the host CPU using general DDR commands, without requiring any modification to the memory controller or the DIMM standard buses. MSIM requires limited area and power overheads, while displaying up-to 384.9x speedup and 1088.4x energy reduction compared to the baseline multi-threaded software solution in our experiments. MSIM achieves 4.26x speedup over high-end GPU, while consuming 26.4x lesser energy. Moreover, MSIM design is highly scalable and extendable in nature.
引用
收藏
页码:184 / 189
页数:6
相关论文
共 50 条
  • [41] Towards Hardware Accelerated Garbage Collection with Near-Memory Processing
    Thomas, Samuel
    Choe, Jiwon
    Gordon, Ofir
    Petrank, Erez
    Moreshet, Tali
    Herlihy, Maurice
    Bahar, R. Iris
    2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
  • [42] GRONA : A Framework for Gather-and-Reduce On Near-Memory Accelerators
    Sinha, Aman
    Liu, Pei-Yi
    Fang, Yuhao
    Mai, Jhih-Yong
    Lai, Bo-Cheng
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 225 - 232
  • [43] Near-Memory Processing in Action: Accelerating Personalized Recommendation With AxDIMM
    Ke, Liu
    Zhang, Xuan
    So, Jinin
    Lee, Jong-Geon
    Kang, Shin-Haeng
    Lee, Sukhan
    Han, Songyi
    Cho, YeonGon
    Kim, Jin Hyun
    Kwon, Yongsuk
    Kim, KyungSoo
    Jung, Jin
    Yun, Ilkwon
    Park, Sung Joo
    Park, Hyunsun
    Song, Joonho
    Cho, Jeonghyeon
    Sohn, Kyomin
    Kim, Nam Sung
    Lee, Hsien-Hsin S.
    IEEE MICRO, 2022, 42 (01) : 116 - 127
  • [44] Charon: Specialized Near-Memory Processing Architecture for Clearing Dead Objects in Memory
    Jang, Jaeyoung
    Heo, Jun
    Lee, Yejin
    Won, Jaeyeon
    Kim, Seonghak
    Jung, Sung Jun
    Hakbeom, Jang
    Ham, Tae Jun
    Lee, Jae Woo
    MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 726 - 739
  • [45] Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric
    Singh, Gagandeep
    Diamantopoulos, Dionysios
    Gomez-Luna, Juan
    Hagleitner, Christoph
    Stuijk, Sander
    Corporaal, Henk
    Mutlu, Onur
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2022, 15 (04)
  • [46] A Near-Memory Dynamically Programmable Many-Core Overlay
    Elshimy, Mahmoud Ahmed
    Iskandar, Veronia
    Goehringer, Diana
    Abd El Ghany, Mohamed A.
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 268 - 275
  • [47] PEPERONI: Pre-Estimating the Performance of Near-Memory Integration
    Lenke, Oliver
    Petri, Richard
    Wild, Thomas
    Herkersdorf, Andreas
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, MEMSYS 2021, 2021,
  • [48] Algorithm/Architecture Co-Design for Near-Memory Processing
    Drumond M.
    Daglis A.
    Mirzadeh N.
    Ustiugov D.
    Picorel J.
    Falsafi B.
    Grot B.
    Pnevmatikatos D.
    2018, Association for Computing Machinery (52): : 109 - 122
  • [49] nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs
    Das, Palash
    Kapoor, Hemangee K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (08) : 1573 - 1585
  • [50] Accelerating Personalized Recommendation with Cross-level Near-Memory Processing
    Liu, Haifeng
    Zheng, Long
    Huang, Yu
    Liu, Chaoqiang
    Ye, Xiangyu
    Yuan, Jingrui
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 924 - 936