共 50 条
- [1] Correctness proof of a decomposing approach Ruan Jian Xue Bao/Journal of Software, 2001, 12 (03): : 323 - 328
- [2] Formal design verification for correctness of pipelined microprocessors with out-of-order instruction execution PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 177 - 180
- [3] A pipelined multi-core mips machine: Hardware implementation and correctness proof Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 9000 : 1 - 347
- [4] Correctness of pipelined machines FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2000, 1954 : 161 - 178
- [5] Pipelined Microprocessors Optimization and Debugging RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 435 - +
- [6] An algebraic model of correctness for superscalar microprocessors FORMAL METHODS IN COMPUTER-AIDED DESIGN, 1996, 1166 : 346 - 361
- [8] A PROOF OF PROTOCOL CORRECTNESS RAIRO-INFORMATIQUE THEORIQUE ET APPLICATIONS-THEORETICAL INFORMATICS AND APPLICATIONS, 1994, 28 (3-4): : 213 - 220
- [9] Code Generation for Functional Validation of Pipelined Microprocessors Journal of Electronic Testing, 2004, 20 : 269 - 278
- [10] Scalable formal verification methodology for pipelined microprocessors Proceedings - Design Automation Conference, 1996, : 558 - 563