Automatic test pattern generation for IDDQ faults based upon symbolic simulation

被引：0
|
作者：
RibasXirgo, L [1 ]
CarrabinaBordoll, J [1 ]
机构：
[1] UNIV AUTONOMA BARCELONA,DEPT COMP SCI,MICROELECT GRP,BELLATERRA 08193,SPAIN
来源：
1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS | 1996年
关键词：
D O I：
10.1109/IDDQ.1996.557840
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：94 / 98
页数：5
相关论文
共 50 条
  • [31] Variation-aware analysis and test pattern generation based on functional faults
    Fujita, Masahiro
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 274 - 278
  • [32] Scalable Compact Test Pattern Generation for Path Delay Faults Based on Functions
    Flanigan, E.
    Tragoudas, S.
    Abdulrahman, A.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 140 - +
  • [33] Function-based compact test pattern generation for path delay faults
    Michael, MK
    Tragoudas, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 996 - 1001
  • [34] Test pattern generation for power supply droop faults
    Mitra, D
    Bhattacharjee, S
    Sur-Kolay, S
    Bhattacharya, BB
    Zachariah, ST
    Kundu, S
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 343 - 348
  • [35] Acceleration of Fault Simulation based on a Separate List of Faults for Each Test Pattern
    Seinauskas, Rimantas
    Cvirka, Ramunas
    Rudzioniene, Greta
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2015, 21 (03) : 62 - 65
  • [36] Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits Work in Progress Report
    Surhonne, Anmol Prakash
    Chattopadhyay, Anupam
    Wille, Robert
    REVERSIBLE COMPUTATION, RC 2017, 2017, 10301 : 176 - 182
  • [37] ATPD: An automatic test pattern generator for path delay faults
    Karayiannis, D
    Tragoudas, S
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 443 - 452
  • [38] Automatic test patterns generation for simulation-based validation
    Jusas, V
    Seinauskas, R
    BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 295 - 298
  • [39] Test Pattern Generation for Multiple Stuck-at Faults Not Covered by Test Patterns for Single Faults
    Moore, Conrad J.
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2465 - 2468
  • [40] Test and Diagnosis Pattern Generation for Dynamic Bridging Faults and Transition Delay Faults
    Wu, Cheng-Hung
    Lee, Saint James
    Lee, Kuen-Jong
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 755 - 760
12345