Memory-aware dynamic voltage scaling for multimedia applications

被引:9
|
作者
Choi, J [1 ]
Cha, H [1 ]
机构
[1] Yonsei Univ, Dept Comp Sci, Seoul 120749, South Korea
来源
关键词
D O I
10.1049/ip-cdt:20050031
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the computing environments are continuously moving towards battery-operated mobile and handheld systems, the development of energy-saving mechanisms for such devices has recently become a technical challenge. Dynamic voltage scaling (DVS) has historically been considered an effective method to reduce the processor power consumption. Conventional DVS techniques typically consider only processor utilisation issues in a policy-making process. However, as memory-bound multimedia applications are becoming popular in handheld devices, the DVS policies should consider the so-called 'memory wall' problem to maximise energy gain. Recent DVS techniques suffer from the inefficiency of their policies caused by the memory-wall problem while executing multimedia applications, and no previous research on DVS considers the problem explicitly. The existence of the memory wall problem in a real system is revealed and a metric that can be used to detect the problem in advance is found. A memory-aware DVS (M-DVS) technique that takes the memory wall problem fully into consideration is proposed. The experimental results on a PDA show that M-DVS can reduce similar to 8% of additional power consumption, compared with conventional DVS, without any QoS degradation for handling multimedia clips.
引用
收藏
页码:130 / 136
页数:7
相关论文
共 50 条
  • [41] Dynamic voltage and frequency scaling for scientific applications
    Hsu, CH
    Kremer, U
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2003, 2624 : 86 - 99
  • [42] ForgetMeNot: Memory-Aware Forensic Facial Sketch Matching
    Ouyang, Shuxin
    Hospedales, Timothy M.
    Song, Yi-Zhe
    Li, Xueming
    [J]. 2016 IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2016, : 5571 - 5579
  • [43] Memory-aware TLP throttling and cache bypassing for GPUs
    Jun Zhang
    Yanxiang He
    Fanfan Shen
    Qing’an Li
    Hai Tan
    [J]. Cluster Computing, 2019, 22 : 871 - 883
  • [44] Memory-Aware Scheduling of Tasks Sharing Data on Multiple GPUs with Dynamic Runtime Systems
    Gonthier, Maxime
    Marchal, Loris
    Thibault, Samuel
    [J]. 2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2022), 2022, : 694 - 704
  • [45] Slack Distribution for the Battery aware Dynamic Voltage Scaling Policy
    Xu Shen
    Zhang Xifei
    Li Junsong
    Jin Hai
    [J]. MATERIALS ENGINEERING FOR ADVANCED TECHNOLOGIES, PTS 1 AND 2, 2011, 480-481 : 928 - +
  • [46] ROBUST MEMORY-AWARE MAPPINGS FOR PARALLEL MULTIFRONTAL FACTORIZATIONS
    Agullo, Emmanuel
    Amestoy, Patrick R.
    Buttari, Alfredo
    Guermouche, Abdou
    L'Excellent, Jean-Yves
    Rouet, Francois-Henry
    [J]. SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2016, 38 (03): : C256 - C279
  • [47] Memory-Aware Power Modeling for PAC DSP Core
    Hsu, Chen-Wei
    Liao, Jia-Lu
    Yeh, Jen-Chieh
    Chen, Ji-Jan
    Huang, Shi-Yu
    Liou, Jing-Jia
    [J]. 2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 319 - +
  • [48] A constructive algorithm for memory-aware task assignment and scheduling
    Szymanek, R
    Kuchcinski, K
    [J]. PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 147 - 152
  • [49] Memory-aware TLP throttling and cache bypassing for GPUs
    Zhang, Jun
    He, Yanxiang
    Shen, Fanfan
    Li, Qing'an
    Tan, Hai
    [J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 1): : 871 - 883
  • [50] Memory-aware and context-aware multi-DNN inference on the edge
    Cox, Bart
    Birke, Robert
    Chen, Lydia Y.
    [J]. PERVASIVE AND MOBILE COMPUTING, 2022, 83