High speed Viterbi decoding design for wireless LAN systems

被引：0
|
作者：
Gan, XD [1 ]
Wang, ZJ [1 ]
Zhang, HB [1 ]
机构：
[1] VLSI Circuit Design & Test Dept, Inst Microelect, Singapore 117585, Singapore
来源：
APOC 2002: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS; WIRELESS AND MOBILE COMMUNICATIONS II | 2002年 / 4911卷
关键词：
viterbi decoder; soft decision; WLAN; OFDM; ACS; trace-back;
D O I：
10.1117/12.480523
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes the hardware design of a high speed Viterbi decoder for the IEEE 802.11a Wireless Local Area Networks (WLAN) application. A fully parallel Add-Compare-Select (ACS) and trace-back architecture is presented to achieve the decoding rate up to 54Mbps. Modulation scheme and coding rate dependent quntaization accuracy for soft decision Viterbi decoding is explored and a hardware implementation scheme with run-time configurable bit-length for soft decision is then proposed to reduce the system power consumption.
引用
收藏
页码：317 / 322
页数：6
相关论文
共 50 条
  • [1] Viterbi decoding strategies for 5 GHz wireless LAN systems
    Butler, MRG
    Armour, S
    Fletcher, PN
    Nix, AR
    Bull, DR
    IEEE 54TH VEHICULAR TECHNOLOGY CONFERENCE, VTC FALL 2001, VOLS 1-4, PROCEEDINGS, 2001, : 77 - 81
  • [2] Design of an access mechanism for a high speed distributed wireless LAN
    Gummalla, ACV
    Limb, JO
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (09) : 1740 - 1750
  • [3] Implementation aspects of high-speed wireless LAN systems
    ten Brink, S
    Mahadevappa, R
    CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 789 - 793
  • [4] A high-speed wireless LAN
    Skellern, DJ
    Lee, LHC
    McDermott, T
    Weste, NHE
    Dalton, J
    Graham, J
    Wong, TF
    Myles, AF
    Percival, TMP
    Ryan, PJ
    IEEE MICRO, 1997, 17 (01) : 40 - 47
  • [5] Design of a high-speed optical wireless LAN at long wavelengths
    Zyambo, EB
    O'Brien, DC
    Faulkner, GE
    Edwards, DJ
    OPTICAL WIRELESS COMMUNICATIONS III, 2001, 4214 : 115 - 123
  • [6] Design of dual-frequency broadband planar antenna for high-speed wireless LAN systems
    Tamakuma, K
    Iwasaki, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2005, 88 (07): : 11 - 19
  • [7] ANALOG VITERBI DECODING FOR HIGH-SPEED DIGITAL SATELLITE CHANNELS
    ACAMPORA, AS
    GILMORE, RP
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1978, 26 (10) : 1463 - 1470
  • [8] Efficient DFE initialization for high speed wireless LAN
    Raphaeli, D
    ICUPC '98 - IEEE 1998 INTERNATIONAL CONFERENCE ON UNIVERSAL PERSONAL COMMUNICATIONS, VOLS 1 AND 2, 1998, 1-2 : 717 - 720
  • [9] HIGH-SPEED VLSI ARCHITECTURES FOR SOFT-OUTPUT VITERBI DECODING
    JOERESSEN, OJ
    VAUPEL, M
    MEYR, H
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (02): : 169 - 181
  • [10] HIGH-SPEED PARALLEL VITERBI DECODING - ALGORITHM AND VLSI-ARCHITECTURE
    FETTWEIS, G
    MEYR, H
    IEEE COMMUNICATIONS MAGAZINE, 1991, 29 (05) : 46 - 55
12345