An Architecture for Dynamically Reconfigurable Real Time Audio Processing Systems

被引:1
|
作者
Bruschi, Francesco [1 ]
Rana, Vincenzo [1 ]
Sciuto, Donatella [1 ]
机构
[1] Politecn Milan, Dipartimento Elettr & Informaz, Milan, Italy
关键词
D O I
10.1109/ESTMED.2008.4697001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present an FPGA-based reconfigurable architecture for real time elaboration or audio streams. The architecure allows to dynamically define chains of cascading filters through which sound streams can be elaborated. Since the architecture requires only one-dimensional device reconfigurability, it can be implemented even on low cost devices, such as Xilinx Spartan3. Moreover, prior to reconfiguring a filter, sound is rerouted in order to avoid stream interruptions. This makes the architecture particularly suited for real time elaboration, for instance in the field of live music performances, for adaptive filtering or for professional digital recording systems. We show the implementation of the proposed architecture on a Xilinx Virtex4 [1], [2] based board, and present an example based on a set of filters that are loaded in series in the chain.
引用
收藏
页码:81 / 86
页数:6
相关论文
共 50 条
  • [1] Real-time image processing with dynamically reconfigurable architecture
    Kessal, L
    Abel, N
    Demigny, D
    [J]. REAL-TIME IMAGING, 2003, 9 (05) : 297 - 313
  • [2] Architecture for dynamically reconfigurable real-time lossless compression
    Carter, AJ
    Audsley, NC
    [J]. REAL-TIME IMAGING VIII, 2004, 5297 : 231 - 241
  • [3] A dynamically reconfigurable architecture for embedded systems
    Sassatelli, G
    Cambon, G
    Galy, J
    Torres, L
    [J]. 12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 32 - 37
  • [4] Ensuring real-time performance guarantees in dynamically reconfigurable embedded systems
    Tesanovic, A
    Amirijoo, M
    Nilsson, D
    Norin, H
    Hansson, J
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 131 - 141
  • [5] Dynamically reconfigurable monitoring in large scale real-time embedded systems
    Ahuja, S
    Yao, D
    Neema, S
    Bapty, T
    Shetty, S
    Nordstrom, SG
    [J]. PROCEEDINGS OF THE IEEE SOUTHEASTCON 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 327 - 332
  • [6] A Reconfigurable Architecture for Real-Time Vision Systems on FPGA
    Elhossini, Ahmed
    Moussa, Medhat
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 455 - 458
  • [7] Special issue on reconfigurable architecture for real-time image processing
    Akil, Mohamed
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (03) : 117 - 118
  • [8] Special issue on reconfigurable architecture for real-time image processing
    Mohamed Akil
    [J]. Journal of Real-Time Image Processing, 2008, 3 : 117 - 118
  • [9] Dynamic Neutron Testing of Dynamically Reconfigurable Processing Modules Architecture
    Sterpone, L.
    Sabena, D.
    Ullah, A.
    Porrmann, M.
    Hagemeyer, J.
    Ilstad, J.
    [J]. 2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 184 - 188
  • [10] A dynamically reconfigurable communication architecture for multicore embedded systems
    Bayar, Salih
    Yurdakul, Arda
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 140 - 159