An Equalization Technique for Reducing Ringing in High-Speed CAN Bus Transceivers

被引:1
|
作者
Gallone, Andrea [1 ]
Malcovati, Piero [1 ]
机构
[1] Univ Pavia, Dept Elect Comp & Biomed Engn, Pavia, Italy
关键词
D O I
10.1109/ICECS202256217.2022.9970875
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents a new approach for ringing suppression in CAN (Controller Area Network) BUS, which makes use of an equalizer that is placed in front of the comparator of the CAN receiver. The proposed equalizer topology is made up of two RC branches in the form of two tee sections connected in parallel and a voltage resistive divider that is connected through two op-amps in feedback to the RC network. Five configurations of the equalizer can be selected to remove the ringing at different frequencies. The equalizer draws an average current of 400 mu A from a 5 V supply, while the entire receiver 1.5 mA. The chips were produced with 0.18 um high voltage BCD technology of TSMC. Two samples were characterized. All the results obtained are shown in this paper.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Equalization Techniques for High-speed Serial Interconnect Transceivers
    Wang, Hui
    Cheng, Yuhua
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1581 - 1584
  • [2] BTL TRANSCEIVERS ENABLE HIGH-SPEED BUS DESIGNS
    MARTINEZ, J
    [J]. EDN, 1992, 37 (16) : 107 - &
  • [3] Design of High-Speed Wireline Transceivers
    Lee, Jri
    [J]. 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 353 - 353
  • [4] A Simulator for High-Speed Backplane Transceivers
    Chen, Dianyong
    Wang, Bo
    Liang, Bangli
    Kwasniewski, Tad
    [J]. UKSIM 2009: ELEVENTH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION, 2009, : 589 - 593
  • [5] Building blocks for high-speed transceivers
    Priby, Wolfgang
    Lin, Jerry
    [J]. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2008, 51
  • [6] Building blocks for high-speed transceivers
    Green, Michael M.
    Burger, Thomas
    [J]. Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007,
  • [7] Design Of High-speed Decoder For New High-Speed Bus
    Zhang Weigong
    Yang Bo
    Ding Rui
    Hu Yongqin
    [J]. INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS, PTS 1 AND 2, 2010, : 958 - 962
  • [8] HIGH-SPEED BUS INTERFACES
    QUINNELL, RA
    [J]. EDN, 1993, 38 (20) : 43 - &
  • [9] High-speed integrated transceivers for optical wireless
    O'Brien, DC
    Faulkner, GE
    Jim, K
    Zyambo, EB
    Edwards, DJ
    Whitehead, M
    Stavrinou, P
    Parry, G
    Bellon, J
    Sibley, MJ
    Lalithambika, VA
    Joyner, VM
    Samsudin, RJ
    Holburn, DM
    Mears, RJ
    [J]. IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (03) : 58 - 62
  • [10] High-speed electronics for silicon photonics transceivers
    Bauwelinck, Johan
    Ossieur, Peter
    Roelkens, Gunther
    Vanhoecke, Michael
    Lambrecht, Joris
    Ramon, Hannes
    Breyne, Laurens
    Bruynsteen, Cedric
    Bogaert, Laurens
    Van Kerrebrouck, Joris
    Verplaetse, Michiel
    Torfs, Guy
    Moeneclaey, Bart
    Van Campenhout, Joris
    Yin, Xin
    [J]. INTEGRATED PHOTONICS PLATFORMS: FUNDAMENTAL RESEARCH, MANUFACTURING AND APPLICATIONS, 2020, 11364