共 50 条
- [1] A GLOBAL-A WARE BANDWIDTH-CONSTRAINT ROUTING SCHEME FOR NETWORK-ON-CHIP [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
- [3] A Heterogeneous Multi-core Network-on-Chip Mapping Optimization Algorithm [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2021, PT I, 2022, 13155 : 370 - 384
- [4] An Optimization of Resource Arrangement for Network-on-Chip using Genetic Algorithm [J]. 2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 484 - 485
- [5] Low-latency Mapping Algorithm for Network-on-Chip [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
- [6] Dynamic Application Mapping Algorithm for Wireless Network-on-Chip [J]. 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 421 - 424
- [8] Using constraint programming for the design of network-on-chip architectures [J]. Computing, 2015, 97 : 579 - 592
- [9] Enabling Quality-of-Service in Nanophotonic Network-on-Chip [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,