Quality of Service Optimization for Network-on-Chip using Bandwidth-Constraint Mapping Algorithm

被引:1
|
作者
Eskandari, Azadeh [1 ]
Khademzadeh, Ahmad [2 ]
Bagherzadeh, Nader [3 ]
Janidarmian, Majid
机构
[1] Islamic Azad Univ, Sci & Res Branch, Tehran, Iran
[2] Iran Telecommun Res Ctr, Tehran, Iran
[3] Univ Calif Irvine, Dept EECS, Irvine, CA 92717 USA
关键词
Network on Chip; mapping; QoS; bandwidth constraints; minimum paths;
D O I
10.1109/PDP.2013.81
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a novel mapping algorithm for providing Quality of Service (QoS) under bandwidth constraints in 3D Network-on-Chip (NoC). The QoS is warranted in such a way that all minimum feasible paths considering the required and available bandwidth are explored by the mapping algorithm. The maximum required bandwidth on the network links for this mapping algorithm is compared with other methods such as NMAP, Onyx and Citrine while applied on two video processing applications i.e. VOPD (Video Object Plane Decoder) and MPEG-4. The available bandwidth of vertical and horizontal links are considered the same and different in the experimental results.
引用
收藏
页码:504 / 508
页数:5
相关论文
共 50 条
  • [1] A GLOBAL-A WARE BANDWIDTH-CONSTRAINT ROUTING SCHEME FOR NETWORK-ON-CHIP
    Zhong, Liulin
    Jing, Ming'e
    Yu, Zhiyi
    Zeng, Xiaoyang
    [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [2] An Effective Optimization Algorithm for Application Mapping in Network-on-Chip Designs
    Wang, Xinyu
    Choi, Tsan-Ming
    Yue, Xiaohang
    Zhang, Mengji
    Du, Wanyu
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (07) : 5798 - 5809
  • [3] A Heterogeneous Multi-core Network-on-Chip Mapping Optimization Algorithm
    Fang, Juan
    Zhao, Haoyan
    Zhang, Jiayue
    Shi, Jiamei
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2021, PT I, 2022, 13155 : 370 - 384
  • [4] An Optimization of Resource Arrangement for Network-on-Chip using Genetic Algorithm
    Murakami, Daichi
    Hiraki, Kei
    [J]. 2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 484 - 485
  • [5] Low-latency Mapping Algorithm for Network-on-Chip
    Cao, Qinping
    Qin, Huabiao
    Chen, Wu
    Yi, Sijun
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
  • [6] Dynamic Application Mapping Algorithm for Wireless Network-on-Chip
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Danella
    Safaei, Farshad
    Wang, Xiaohang
    Ebrahimi, Masoumeh
    [J]. 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 421 - 424
  • [7] Using constraint programming for the design of network-on-chip architectures
    Demiriz, Ayhan
    Bagherzadeh, Nader
    Alhussein, Abdulaziz
    [J]. COMPUTING, 2015, 97 (06) : 579 - 592
  • [8] Using constraint programming for the design of network-on-chip architectures
    Ayhan Demiriz
    Nader Bagherzadeh
    Abdulaziz Alhussein
    [J]. Computing, 2015, 97 : 579 - 592
  • [9] Enabling Quality-of-Service in Nanophotonic Network-on-Chip
    Ouyang, Jin
    Xie, Yuan
    [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [10] RQNoC: A Resilient Quality-of-Service Network-on-Chip with Service Redirection
    Malek, Alirad
    Sourdis, Ioannis
    Tzilis, Stavros
    He, Yifan
    Rauwerda, Gerard
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (02)