eMeeting: the implementation of H.263 based embedded video communication

被引:0
|
作者
Tao pin [1 ]
Cui Peng [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
H.263; embedded; video; XScale;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Video communication on the mobile devices will be very popular in the near future, but the limited resource of the current embedded processors can not support the complex video codec. In this paper we present the eMeeting prototype system which can implement the H.263 video encode and decode and bidirection communication on one XScale PXA255 general embedded processor. Experiment results show that the eMeeting system can achieve the frame rate up to 8fps under the circumstances that the encoding, decoding, network communication, video capturing and other modules are ongoing simultaneously.
引用
收藏
页码:1197 / 1201
页数:5
相关论文
共 50 条
  • [1] H.263 VIDEO CODEC IMPLEMENTATION BASED ON MULTIMEDIA DSP
    Zhu Xiuchang Liu Feng Hu Dong (Department of Information Eng.
    [J]. Journal of Electronics(China), 2003, (02) : 128 - 131
  • [2] Implementation and optimization of H.263 video codec based on TM1300
    Xiao, Jinsheng
    Li, Yunfa
    Zhang, Yu
    Tan, Xiaoqiong
    [J]. Wuhan Daxue Xuebao (Xinxi Kexue Ban)/Geomatics and Information Science of Wuhan University, 2002, 27 (01):
  • [3] Implementation of H.263 real-time video encoding based on the DSP
    Liu, F
    Zhu, XC
    Hu, D
    [J]. ELECTRONIC IMAGING AND MULTIMEDIA TECHNOLOGY III, 2002, 4925 : 410 - 415
  • [4] An FPGA implementation of a flexible architecture for H.263 video coding
    Garrido, MJ
    Sanz, C
    Jiménez, M
    Meneses, JM
    [J]. 2002 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2002, : 274 - 275
  • [5] Best packetisation scheme for H.263 internet video communication
    Paredes-Farrera, M
    Fleury, M
    Mbise, M
    Ghanbari, M
    [J]. ELECTRONICS LETTERS, 2004, 40 (23) : 1476 - 1478
  • [6] An FPGA implementation of a flexible architecture for H.263 video coding
    Garrido, MJ
    Sanz, C
    Jiménez, M
    Menesses, JM
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (04) : 1056 - 1066
  • [7] Error robust video coding based on H.263
    Spaan, FHP
    Lagendijk, RL
    Biemond, J
    [J]. 1998 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING - PROCEEDINGS, VOL 3, 1998, : 472 - 476
  • [8] An efficient HW/SW implementation of the H.263 video coder in FPGA
    Ben Atitallah, A.
    Kadionik, P.
    Ghozzi, F.
    Nouel, P.
    Masmoudi, N.
    Levi, H.
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 814 - +
  • [9] H.263: Video coding for low-bit-rate communication
    Rijkse, K
    [J]. IEEE COMMUNICATIONS MAGAZINE, 1996, 34 (12) : 42 - 45
  • [10] Scalable implementation of H.263 video encoder on a parallel DSP system
    Kolinummi, P
    Särkijärvi, J
    Hämäläinen, T
    Saarinen, J
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 551 - 554