Underwater exploration by AUV using deep neural network implemented on FPGA

被引:3
|
作者
Le Pennec, Tanguy [1 ]
Jridi, Maher [1 ]
Dezan, Catherine [2 ]
Alfalou, Ayman [1 ]
Florin, Franck [3 ]
机构
[1] Yncrea Ouest, LabISEN, Brest, France
[2] Univ Bretagne Occident, Lab STICC, Brest, France
[3] Thales, Brest, France
来源
关键词
Deep Learning; Classification; Segmentation; Underwater; FPGA; domain adaptation; synthetic dataset;
D O I
10.1117/12.2558606
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Performing underwater exploration with Autonomous Underwater Vehicles (AUV) requires low power and high resolution techniques. New computer vision techniques can be used for underwater image classification on embedded devices. These techniques must face machine resource constraints to offer high performance and low power consumption. This paper presents how to implement a Deep Neural Network (DNN) on Field Programmable Gate Array (FPGA) to perform underwater exploration with an AUV. We introduce tools and methodology to adapt the technology to the underwater context. This paper is part of a work to create an embedded system that can fit into an AUV to perform real time analysis of the underwater environment (using video camera as main sensor) with high autonomy and endurance. This will be achieved by overcoming underwater exploration challenges as : low power consumption, high classification performance, shortage of high-quality labeled data to train algorithm.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Underwater Inspection Using the AUV SeaCat
    Kalwa, Joerg
    FUTURE SECURITY, 2012, 318 : 311 - 314
  • [42] Motion control of an AUV using a neural network adaptive controller
    Li, JH
    Lee, PM
    Lee, SJ
    PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON UNDERWATER TECHNOLOGY, 2002, : 217 - 221
  • [43] FPGA placement by using Hopfield neural network
    Kos, Andrzej
    Nagorny, Zbigniew
    MICROELECTRONICS INTERNATIONAL, 2009, 26 (01) : 22 - 32
  • [44] Design Artificial Neural Network Using FPGA
    Ali, Haitham Kareem
    Mohammed, Esraa Zeki
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (08): : 88 - 92
  • [45] Deep neural network-based underwater OFDM receiver
    Zhang, Jing
    Cao, Yu
    Han, Guangyao
    Fu, Xiaomei
    IET COMMUNICATIONS, 2019, 13 (13) : 1998 - 2002
  • [46] Deep Neural Network Training Accelerator Designs in ASIC and FPGA
    Venkataramanaiah, Shreyas K.
    Yin, Shihui
    Cao, Yu
    Seo, Jae-Sun
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 21 - 22
  • [47] Deep Neural Network Driven Automated Underwater Object Detection
    Mathias, Ajisha
    Dhanalakshmi, Samiappan
    Kumar, R.
    Narayanamoorthi, R.
    CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 70 (03): : 5251 - 5267
  • [48] Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA
    Qiao, Yuran
    Shen, Junzhong
    Huang, Dafei
    Yang, Qianming
    Wen, Mei
    Zhang, Chunyuan
    NETWORK AND PARALLEL COMPUTING (NPC 2017), 2017, 10578 : 100 - 111
  • [49] A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA
    Fujii, Tomoya
    Sato, Shimpei
    Nakahara, Hiroki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (02): : 376 - 386
  • [50] An FSCV Deep Neural Network: Development, Pruning, and Acceleration on an FPGA
    Zhang, Zhichao
    Oh, Yoonbae
    Adams, Scott D.
    Bennet, Kevin E.
    Kouzani, Abbas Z.
    IEEE JOURNAL OF BIOMEDICAL AND HEALTH INFORMATICS, 2021, 25 (06) : 2248 - 2259