共 50 条
- [2] A Novel Low-Complexity and Energy-Efficient Ternary Full Adder in Nanoelectronics [J]. Circuits, Systems, and Signal Processing, 2021, 40 : 1314 - 1332
- [5] Robust energy-efficient adder topologies [J]. 18TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2007, : 16 - +
- [6] A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics [J]. Circuits, Systems, and Signal Processing, 2019, 38 : 4056 - 4078
- [9] Energy-Efficient Hybrid Adder Design by Using Inexact Lower Bits Adder [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 355 - 357
- [10] Energy efficient hybrid full adder design for digital signal processing in nanoelectronics [J]. Analog Integrated Circuits and Signal Processing, 2021, 109 : 135 - 151