The Influence of Hysteresis Voltage on Single Event Transients in a 65nm CMOS High Speed Comparator

被引：0
|
作者：
Nawi, Illani Mohd [1 ]
Halak, Basel [1 ]
Zwolinski, Mark [1 ]
机构：
[1] Univ Southampton, Elect & Comp Sci, Southampton SO17 1BJ, Hants, England
来源：
2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2016年
关键词：
Single event transients; comparator-with-hysteresis; Schmitt trigger; high speed; trade-offs;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Hysteresis in a comparator improves the input noise immunity, but can also cause analogue single event transients (ASETs) to be captured. For example, compared to a hysteresis-free comparator, a comparator with a hysteresis voltage of 8 mV, takes an additional 40 ns to recover. As the requirement for noise immunity increases, the vulnerability of a comparator with hysteresis to ASETs worsens. The reliability also worsens for higher sampling frequencies and lower differential input voltage amplitudes. This paper investigates the trade-off between noise immunity and reliability in a 65nm CMOS comparator.
引用
收藏
页数：2
相关论文
共 50 条
  • [21] High Speed CMOS Pulse Generator Based on Analog Ramp Signal Implemented in 65nm CMOS Process Technology
    Doloriel, Chandler Timm C.
    Caberos, Aileen B.
    ISCIT 2019: PROCEEDINGS OF 2019 19TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2019, : 578 - 583
  • [22] A study of MFTA-Voltage Controlled Oscillator and Prescaler using 65nm CMOS Process META-VCO and Prescaler using 65nm CMOS Process
    Kwon, No Yong
    Kim, Bo ra
    Moon, Yong
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 27 - 28
  • [23] A Single Chip Fluorometer for Fluorescence Lifetime Spectroscopy in 65nm CMOS
    Guo, Jian
    Sonkusale, Sameer
    2011 IEEE SENSORS, 2011, : 766 - 769
  • [24] Design of Single-Event Tolerant Latches in 65nm CMOS Technology for Enhanced Scan Delay Testing
    Qi, Chunhua
    Xiao, Liyi
    Wang, Tianqi
    Wang, Mingjiang
    2017 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-HARBIN), 2017, : 224 - 229
  • [25] High Resolution CMOS Voltage Comparator for High Speed SAR ADCs
    Gharabaghlo, Nader Sharifi
    Khaneshan, Tohid Moradi
    2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 511 - 514
  • [26] HIGH-SPEED HIGH-RESOLUTION CMOS VOLTAGE COMPARATOR
    NG, WT
    SALAMA, CAT
    ELECTRONICS LETTERS, 1986, 22 (06) : 338 - 339
  • [27] An Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
    Payami, Sima
    Ojani, Amin
    2012 NORCHIP, 2012,
  • [28] Design of Quadrature Voltage Controlled Oscillator at 60GHz in 65nm CMOS
    Raman, Sethu
    Vignesh, V.
    Kumar, Navin
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 712 - 716
  • [29] 65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application
    Fung, SKH
    Huang, HT
    Cheng, SM
    Cheng, KL
    Wang, SW
    Wang, YP
    Yao, YY
    Chu, CM
    Yang, SJ
    Liang, WJ
    Leung, YK
    Wu, CC
    Lin, CY
    Chang, SJ
    Wu, SY
    Nieh, CF
    Chen, CC
    Lee, TL
    Jin, Y
    Chen, SC
    Lin, LT
    Chiu, YH
    Tao, HJ
    Yu, CF
    Jang, SM
    Yu, KF
    Wang, CH
    Ong, TC
    See, YC
    Diaz, CH
    Liang, MS
    Sun, YC
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 92 - 93
  • [30] Design of High Speed Dynamic Comparator in 28nm CMOS
    Cao, Yuan
    Zhang, Chunming
    CONFERENCE PROCEEDINGS OF 2018 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2018), 2018, : 1 - 4
12345