Inverse modeling of sub-100 nm MOSFETs using I-V and C-V

被引:7
|
作者
Djomehri, IJ [1 ]
Antoniadis, DA [1 ]
机构
[1] MIT, Dept Elect Engn, Cambridge, MA 02139 USA
关键词
doping; MOSFETs; reverse engineering; semiconductor device modeling;
D O I
10.1109/16.992864
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Direct quantitative two-dimensional (2-D) profile characterization of state-of-the-art MOSFETs continues to be elusive. In this paper, we present a comprehensive indirect methodology that achieves that for sub-100 nm MOSFETs using combined current-voltage (I-V) and capacitance-voltage (C-V) data. An optimization loop minimizes the error between simulated and measured electrical characteristics by adjusting parameterized doping profiles. This technique possesses high sensitivity to critical 2-D doping in the source/drain extensions and channel region as well as to structural details such as t(ox) and physical gate length. Here we demonstrate the technique by characterizing two NMOS families (t(ox) = 3.3 nm and 1.5 nm with effective channel lengths down to 50 nm). We then follow up with an evaluation of the ability of inverse modeling to capture modern profiles using simulated devices and I-V data. We show that extracted profiles exhibit decreased root mean square error (RMSE) as the doping parameterization becomes increasingly comprehensive of doping features (i.e., implants or doping pile-up).
引用
收藏
页码:568 / 575
页数:8
相关论文
共 50 条
  • [31] I-V, C-V and DLTS Investigations of Radiation Induced Defect Characteristics in Optocoupler
    Sujatha, R.
    Madhu, K.V.
    Damle, R.
    Journal of Spacecraft Technology, 2021, 32 (01): : 1 - 09
  • [32] Modelling challenges in sub-100 nm gate stack MOSFETs
    Mangla, Tina
    Sehgal, Amit
    Gupta, Mridula
    Gupta, R. S.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (12) : 1609 - 1619
  • [33] Effects of hot carrier injection on C-V and I-V characteristics in MOS structures
    Zhao, Cezhou
    Dong, Jianrong
    Zhang, Desheng
    Guti Dianzixue Yanjiu Yu Jinzhan/Research & Progress of Solid State Electronics, 1994, 14 (02):
  • [34] A new model of subthreshold swing for sub-100 nm MOSFETs
    Yang, Lin-An
    Yu, Chun-Li
    Hao, Yue
    MICROELECTRONICS RELIABILITY, 2008, 48 (03) : 342 - 347
  • [35] Notched sub-100 nm gate MOSFETs for analog applications
    Wu, DP
    Hellberg, PE
    Zhang, SL
    Östling, M
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 539 - 542
  • [37] An accurate analytical I-V model for sub-90-nm MOSFETs and its application to read static noise margin modeling
    Behrouz AFZAL
    Behzad EBRAHIMI
    Ali AFZALI-KUSHA
    Massoud PEDRAM
    Frontiers of Information Technology & Electronic Engineering, 2012, (01) : 58 - 70
  • [38] An accurate analytical I-V model for sub-90-nm MOSFETs and its application to read static noise margin modeling
    Behrouz AFZAL
    Behzad EBRAHIMI
    Ali AFZALIKUSHA
    Massoud PEDRAM
    Journal of Zhejiang University-Science C(Computers & Electronics), 2012, 13 (01) : 58 - 70
  • [39] An accurate analytical I-V model for sub-90-nm MOSFETs and its application to read static noise margin modeling
    Afzal, Behrouz
    Ebrahimi, Behzad
    Afzali-Kusha, Ali
    Pedram, Massoud
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2012, 13 (01): : 58 - 70
  • [40] Applications of the pulsed current-voltage (I-V) and capacitance-voltage (C-V) techniques for high-resistive gates in MOSFETs
    Lai, LiLung
    Wu, Xiaojing
    MICROELECTRONICS RELIABILITY, 2016, 63 : 22 - 30