Design of a High Gain Telescopic-Cascode Operational Amplifier Based on the ZTC Operation Condition

被引:0
|
作者
Kouhalvandi, Lida [1 ]
Aygun, Sercan [1 ,2 ]
Gunes, Ece Olcay [1 ]
Kirci, Murvet [1 ]
机构
[1] Istanbul Tech Univ, Dept Elect & Commun Engn, Istanbul, Turkey
[2] Yildiz Tech Univ, Dept Comp Engn, Istanbul, Turkey
关键词
analog design; current generator; complementary-to-absolute-temperature; ICTAT; IPTAT; proportional-to-absolute-temperature; telescopic op-amp; temperature coefficient; ZTC; SC CIRCUITS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In recent years, telescopic cascode operational amplifiers have begun to be preferred due to their lower power consumption and higher bandwidths. In this paper, high-performance CMOS telescopic operational amplifier which has large DC gain and low power dissipation is presented. This telescopic cascode amplifier is based on the MOSFET zerotemperature coefficient (ZTC). In recent years, ZTC has been placed in the designs such as digital-to-analog converters, analog-to-digital converters, operational amplifiers, analog buffers, etc. The presented design is generated by combining two currents with a positive temperature coefficient and one with a negative temperature coefficient, in which an insensitive temperature current reference can be obtained. The operating temperature range from -30 degrees C to 80 degrees C is adjusted to ZTC current generator which provides stable and reliable operation throughout the desired temperature range. By using ZTC current reference as biasing, whole amplifier can be generated. The simple circuit and straightforward design structure make this approach advantageous over others. This circuit is verified by the simulation in Cadence 0.35 mu m CMOS technology. The power dissipation is kept low in mu W for the remote application and low sensitive to temperature. The simulated results show high gain of 82dB and phase margin 82 degrees at a load of 10pF while consuming 35.22 mu W power. Also, 15ns settling time shows the higher speed of the designed amplifier. This design uses MOSFET and other components such as BJT transistors and resistors.
引用
收藏
页码:538 / 541
页数:4
相关论文
共 50 条
  • [41] Design and Analysis of Folded Cascode Operational Amplifier using 0.13 μm CMOS Technology
    Sing, Lee Cha
    Ahmad, N.
    Isa, M. Mohamad
    Musa, F. A. S.
    2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (INCAPE 2019), 2020, 2203
  • [42] 100-GHZ HIGH-GAIN INP MMIC CASCODE AMPLIFIER
    MAJIDIAHY, R
    NISHIMOTO, C
    RIAZIAT, M
    GLENN, M
    SILVERMAN, S
    WENG, SL
    PAO, YC
    ZDASIUK, G
    BANDY, S
    TAN, Z
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1370 - 1378
  • [43] Research and Design of CMOS Fully Differential Telescopic Operational Amplifier with Common Mode Feedback
    Pang, Zhongqiu
    Jiang, Pinqun
    Song, Shuxiang
    Cen, Mingcan
    SERVICE-ORIENTED COMPUTING, ICSOC 2018, 2019, 11434 : 69 - 79
  • [44] DESIGN PROCEDURES FOR A FULLY DIFFERENTIAL FOLDED-CASCODE CMOS OPERATIONAL-AMPLIFIER
    MALLYA, SM
    NEVIN, JH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1737 - 1740
  • [45] High-Efficiency Cascode Based Design of Doherty Power Amplifier for Wireless Applications
    Singh, Rupali
    Priya, P. Aruna
    2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 236 - 241
  • [46] A Low-Noise High-Gain Recycling Folded Cascode Operational Transconductance Amplifier Based on Gate Driven and Quasi-Floating Bulk Technique
    Saini, Roowz
    Sharma, Kulbhushan
    Sharma, Rajnish
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (06)
  • [47] A low noise operational amplifier design using subthreshold operation
    Lamb, KG
    Sanchez, SJ
    Holman, WT
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 35 - 38
  • [48] Low voltage high gain flipped voltage follower based operational transconductance amplifier
    Durgam R.
    Tamil S.
    Raj N.
    International Journal of Information Technology, 2022, 14 (3) : 1643 - 1648
  • [49] Design procedure for noise and power optimisation of CMOS folded-cascode operational transconductance amplifier based on the inversion coefficient
    Apinunt Thanachayanont
    Analog Integrated Circuits and Signal Processing, 2022, 111 : 201 - 214
  • [50] Design procedure for noise and power optimisation of CMOS folded-cascode operational transconductance amplifier based on the inversion coefficient
    Thanachayanont, Apinunt
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 111 (02) : 201 - 214