An upper bound for 3D slicing floorplans

被引：5
|
作者：
Salewski, S [1 ]
Barke, E [1 ]
机构：
[1] Univ Hannover, Inst Microelect Circuits & Syst, D-30167 Hannover, Germany
来源：
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/ASPDAC.2002.994982
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
As the impact of interconnect on IC performance and chiparea in deep submicron design increases, research activities on technologies for three-dimensional integrated circuits intensity Nevertheless, there is not much work, done on the automation of 3D-1ayout design. In this paper we survey slicing structures for 3D floorplans. We present an tipper bound for the volume of such floorplans, which shows the usability of slicing structures for three-dimensional floorplanning.
引用
收藏
页码：567 / 572
页数：4
相关论文
共 50 条
  • [1] Constrained floorplans in 2D and 3D
    Chang, Yi-Jun
    Yen, Hsu-Chun
    THEORETICAL COMPUTER SCIENCE, 2015, 607 : 320 - 336
  • [2] Slicing floorplans with boundary constraints
    Young, FY
    Wong, DF
    Yang, HH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1385 - 1389
  • [3] Slicing floorplans with range constraint
    Young, FY
    Wong, DF
    Yang, HH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (02) : 272 - 278
  • [4] How good are slicing floorplans?
    Young, FY
    Wong, DF
    INTEGRATION-THE VLSI JOURNAL, 1997, 23 (01) : 61 - 73
  • [5] Slicing floorplans with boundary constraint
    Young, FY
    Wong, DF
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 17 - 20
  • [6] On the convex formulation of area for slicing floorplans
    Unutulmaz, Ahmet
    Dundar, Gunhan
    Fernandez, Francisco V.
    INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 74 - 80
  • [7] Upper bound analysis of seismic stability of 3D reinforced slopes
    Nie Xiu-peng
    Pang Huan-ping
    Sun Zhi-bin
    Xie Song-mei
    Hou Chao-qun
    ROCK AND SOIL MECHANICS, 2019, 40 (09) : 3483 - 3492
  • [8] Plan2Scene: Converting Floorplans to 3D Scenes
    Vidanapathirana, Madhawa
    Wu, Qirui
    Furukawa, Yasutaka
    Chang, Angel X.
    Savva, Manolis
    2021 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, CVPR 2021, 2021, : 10728 - 10737
  • [9] A fast algorithm for area minimization of slicing floorplans
    Shi, WP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (12) : 1525 - 1532
  • [10] Bounds on the number of slicing, mosaic, and general floorplans
    Shen, ZC
    Chu, CCN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) : 1354 - 1361
12345