Multi-chip Communication System of VLBI Hardware Correlator

被引：0

作者：

Gan, Jiangying ^{[1
]}

Xu, Zhijun ^{[1
]}

机构：

[1] Chinese Acad Sci, Shanghai Astron Observ, Beijing, Peoples R China

来源：

2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - SPRING (PIERS-SPRING) | 2019年

基金：

中国国家自然科学基金;

关键词：

D O I：

10.1109/piers-spring46901.2019.9017691

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Very Long Baseline Interferometry (VLBI) is widely used in deep space probes high precision measurements in China. Correlator is one of the VLBI data processing system. Now, the new generation hardware correlator adopt Uniboard as the hardware platform and have been applied to the Chang'E 4 mission which is China's lunar exploration project. The data processing of correlator on uniboard is divided into several chips, so it involves data communication between chips. Multi-chip communication may reach up to 75 Gbps because of data expansion after decoding. Therefore, the high-speed data transmission and data validity are the challenges. This paper will focus on the cross-communication of eight FPGA chips in Uniboard.

引用

页码：1984 / 1988

页数：5

共 50 条

[31] An FPGA for multi-chip reconfigurable logic
Amerson, R
Carter, R
Culbertson, W
Kuekes, P
Snider, G
Albertson, L
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 137 - 143
[32] Multi-chip neuromorphic motion processing
Higgins, CM
Koch, C
20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 309 - 323
[33] SILICON HYBRID MULTI-CHIP MODULES
TRIGG, AD
ELECTRONIC PACKAGING MATERIALS SCIENCE IV, 1989, 154 : 53 - 62
[34] Multi-chip modules testing and DFT
Zorian, Y
Marzouki, M
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 722 - 725
[35] A multi-chip module for physics experiments
Benso, A
Chiusano, S
Giovannetti, S
Mariani, R
Motto, S
Prinetto, P
1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 108 - 113
[36] Multi-chip Architecture for IF Neural Network
Sargeni, Fausto
Bonaiuto, Vincenzo
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1210 - 1213
[37] Rapid synthesis of multi-chip systems
Heo, DH
Parker, A
Ravikumar, CP
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 62 - 68
[38] New polyimide for multi-chip module
Saito, T.
Kikuchi, T.
Sato, H.
Integration of Fundamental Polymer Science and Technology, 1991,
[39] PLC Multi-Chip Integration Technologies
Motohaya Ishii
光学学报, 2003, (S1) : 199 - 200
[40] An effective multi-chip BIST scheme
Zorian, Y
Bederr, H
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 87 - 95

← 1 2 3 4 5 →