A technique for fault tolerance assessment of COTS based systems

被引:0
|
作者
Alexandersson, R [1 ]
Chaitanya, DK [1 ]
Öhman, P [1 ]
Siraj, Y [1 ]
机构
[1] Chalmers Univ Technol, Dept Comp Engn, SE-41296 Gothenburg, Sweden
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper investigates the feasibility of emulating source code software faults directly in Java byte code. Experimental results show that software defects introduced in source code can be emulated in Java byte code with a high level of confidence. This makes it possible to validate the dependability of Java programs with respect to realistic software defects embedded within the COTS components used without the need to know the source code, It is first investigated with good results how well the fault locations found at the byte code level map to the source code. The behaviors of the byte code level mutants are then compared with the corresponding source code mutant behavior. In a back-to-back comparative study with mutants based on ten representative programming defects, no difference in the program behavior between source and byte code level mutants could be distinguished.
引用
收藏
页码:165 / 178
页数:14
相关论文
共 50 条
  • [1] A technique for fault tolerance assessment of COTS based systems
    Alexandersson, Ruben
    Krishna Chaitanya, D.
    Öhman, Peter
    Siraj, Yasir
    Lect. Notes Comput. Sci., (165-178):
  • [2] Methodology for designing highly reliable Fault Tolerance Space Systems based on COTS devices
    Perez Celis, Juan Andres
    de la Rosa Nieves, Saul
    Romo Fuentes, Carlos
    Santillan Gutierrez, Saul Daniel
    Saenz-Otero, Alvar
    2013 7TH ANNUAL IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON 2013), 2013, : 591 - 594
  • [3] Toward a Fault-Tolerance Framework for COTS Many-Core Systems
    Munk, Peter
    Alhakeem, Mohammad Shadi
    Lisicki, Raphael
    Parzyjegla, Helge
    Richling, Jan
    Heiss, Hans-Ulrich
    2015 ELEVENTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC), 2015, : 167 - 177
  • [4] Fault tolerance design on onboard computer using COTS components
    Wang, Xinsheng
    Sun, Hanxu
    ISSCAA 2006: 1ST INTERNATIONAL SYMPOSIUM ON SYSTEMS AND CONTROL IN AEROSPACE AND ASTRONAUTICS, VOLS 1AND 2, 2006, : 1222 - +
  • [5] Fault Tolerance Assessment of PIC Microcontroller Based on Fault Injection
    Eghbal, Ashkan
    Zarandi, Hamid R.
    Yaghini, Pooria M.
    LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 182 - 187
  • [6] COTS-based fault tolerance in deep space: A case study on IEEE 1394 application
    Tai, Ann T.
    Chau, Savio N.
    Alkalai, Leon
    International Journal of Reliability, Quality and Safety Engineering, 2002, 9 (01) : 17 - 40
  • [7] Hypervisor-Based Virtual Hardware for Fault Tolerance in COTS processors Targeting Space Applications
    Campagna, Salvatore
    Hussain, Moazzam
    Violante, Massimo
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 44 - 51
  • [8] System fault-tolerance analysis of COTS-based satellite on-board computers
    Burlyaev, Dmitry
    van Leuken, Rene
    MICROELECTRONICS JOURNAL, 2014, 45 (10) : 1335 - 1341
  • [9] Simulation of Fault-Tolerant Space Systems Based on COTS Devices With GPSS
    Andres Perez-Celis, Juan
    Ferrer-Perez, Jorge A.
    Santillan-Gutierrez, Saul D.
    de la Rosa Nieves, Saul
    IEEE SYSTEMS JOURNAL, 2016, 10 (01): : 53 - 58
  • [10] Fault tolerance through redundant COTS components for satellite processing applications
    McLoughlin, IV
    Gupta, V
    Sandhu, GS
    Lim, S
    Bretschneider, TR
    ICICS-PCM 2003, VOLS 1-3, PROCEEDINGS, 2003, : 296 - 299