Silicon photonic on-chip optical interconnection networks

被引：3

作者：

Bergman, Keren ^{[1
]}

机构：

[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA

来源：

2007 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2 | 2007年

关键词：

D O I：

10.1109/LEOS.2007.4382483

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The recent emergence of multicore processor architectures is challenging the on-chip and inter-node communications infrastructure. We present the design of a silicon photonic network-on-chip that can deliver a high-bandwidth, low-latency, and power efficient scalable solution for future chip multiprocessors.

引用

下载

页码：470 / 471

页数：2

共 50 条

[31] High bandwidth on-chip silicon photonic interleaver
Luo, Lian-Wee
Ibrahim, Salah
Nitkowski, Arthur
Ding, Zhi
Poitras, Carl B.
Yoo, S. J. Ben
Lipson, Michal
OPTICS EXPRESS, 2010, 18 (22): : 23079 - 23087
[32] On-chip silicon photonic signaling and processing: a review
Wang, Jian
Long, Yun
SCIENCE BULLETIN, 2018, 63 (19) : 1267 - 1310
[33] A Single Mode Hybrid Ⅲ-Ⅴ/Silicon On-Chip Laser Based on Flip-Chip Bonding Technology for Optical Interconnection
王海玲
郑婉华
Chinese Physics Letters, 2016, 33 (12) : 81 - 84
[34] On-chip silicon photonic signaling and processing: a review
Jian Wang
Yun Long
Science Bulletin, 2018, 63 (19) : 1267 - 1310
[35] Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks
Zhou, Linjie
Djordjevic, Stevan S.
Proietti, Roberto
Ding, Dan
Yoo, S. J. B.
Amirtharajah, Rajeevan
Akella, Venkatesh
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2009, 95 (04): : 1111 - 1118
[36] A Single Mode Hybrid Ⅲ-Ⅴ/Silicon On-Chip Laser Based on Flip-Chip Bonding Technology for Optical Interconnection
王海玲
郑婉华
Chinese Physics Letters, 2016, (12) : 81 - 84
[37] Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks
Linjie Zhou
Stevan S. Djordjevic
Roberto Proietti
Dan Ding
S. J. B. Yoo
Rajeevan Amirtharajah
Venkatesh Akella
Applied Physics A, 2009, 95 : 1111 - 1118
[38] An Analysis of On-Chip Interconnection Networks for Large-Scale Chip Multiprocessors
Sanchez, Daniel
Michelogiannakis, George
Kozyrakis, Christos
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2010, 7 (01)
[39] Design and evaluation of ZMesh topology for on-chip interconnection networks
Prasad, N.
Mukherjee, Priyajit
Chattopadhyay, Santanu
Chakrabarti, Indrajit
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 113 : 17 - 36
[40] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
Lee, KM
Lee, SJ
Yoo, HJ
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456

← 1 2 3 4 5 →