Research on the Implementation of the AGC Loops Unit on the FPGA

被引:0
|
作者
Aubakirov, Rafail R. [1 ]
Strekopytov, Dmitry V. [1 ]
Aubakirov, Rafael R. [2 ]
Kaleev, Dmitry [1 ]
机构
[1] Natl Res Univ Elect Technol MIET, Inst Syst Microdevices & Control Syst, Zelenograd, Russia
[2] Natl Res Univ Elect Technol MIET, Inst Biomed Syst, Zelenograd, Russia
关键词
AGC; FPGA; Analysis; Implementation; BPSK;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the analysis and implementation of algorithms for Automatic Gain Control Loops in the form of a device with FPGA. These algorithms were compared according to the following criteria: calculation accuracy, calculation time, and hardware costs (number of multipliers, etc.). Comparisons were made between models obtained using algorithms implemented in MATLAB and Simulink, and a practical implementation of one of the algorithms on the FPGA was carried out to confirm the reliability of the models obtained.
引用
收藏
页码:1692 / 1695
页数:4
相关论文
共 50 条
  • [1] IMPLEMENTATION OF THE GPS-C/A TRACKING LOOPS IN FPGA
    Bac Nghia Vu
    Bojda, Petr
    [J]. 2012 IEEE/AIAA 31ST DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2012,
  • [2] The Research and Application of AGC in Circulating Fluidized Bed Unit
    Zhou, Peng
    Xin, Xiaogang
    Chen, Shihui
    Guo, Xiaohong
    Yang, Chunxia
    Wang, Biao
    [J]. ENGINEERING AND MANUFACTURING TECHNOLOGIES, 2014, 541-542 : 1271 - 1275
  • [3] COMMENTS ON ANALYSIS OF AGC LOOPS
    GARDNER, FM
    [J]. PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1962, 50 (10): : 2120 - &
  • [4] A new design and implementation of the butterfly unit on FPGA
    Yang Jun
    Ding Jun
    Li Na
    Guo Yixiong
    [J]. PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 4482 - 4487
  • [5] FPGA implementation of self organizing map with digital phase locked loops
    Hikawa, H
    [J]. NEURAL NETWORKS, 2005, 18 (5-6) : 514 - 522
  • [6] Application and Research of AGC Control of Thermal Power Generating Unit
    Li, Jun
    Li, Weiwei
    [J]. 2012 ASIA-PACIFIC POWER AND ENERGY ENGINEERING CONFERENCE (APPEEC), 2012,
  • [7] The FPGA Hardware Implementation of the Gated Recurrent Unit Architecture
    Zaghloul, Zaghloul Saad
    Elsayed, Nelly
    [J]. SOUTHEASTCON 2021, 2021, : 366 - 370
  • [8] Design and implementation of a universal communication security unit on an FPGA
    Shehata, K
    Hussien, H
    Hamdy, N
    [J]. Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 855 - 859
  • [9] The Research and FPGA Implementation of ECG Signal Preprocessing
    Su, Wenjun
    Liang, Yunping
    Li, Mengni
    Li, Ye
    [J]. INTERNATIONAL CONFERENCE ON BIOMEDICAL AND HEALTH INFORMATICS, 2019, 64 : 167 - 168
  • [10] The Research and FPGA Implementation of Signal Subspace Decomposition
    Li, Pingping
    Song, Yukun
    Wang, Chunhua
    Zhang, Duoli
    Hou, Ning
    [J]. PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 94 - 98