Analytical modeling simulation and characterization of short channel Junctionless Accumulation Mode Surrounding Gate (JLAMSG) MOSFET for improved analog/RF performance

被引：14

作者：

Trivedi, Nitin ^{[1
]}

Kumar, Manoj ^{[1
]}

Haldar, Subhasis ^{[2
]}

Deswal, S. S. ^{[3
]}

Gupta, Mridula ^{[1
]}

Gupta, R. S. ^{[4
]}

机构：

[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, South Campus, New Delhi 110021, India

[2] Univ Delhi, Motilal Nehru Coll, Dept Phys, New Delhi 110021, India

[3] Maharaja Agrasen Inst Technol, Dept Elect & Elect Engn, New Delhi 110086, India

[4] Maharaja Agrasen Inst Technol, Dept Elect & Commun Engn, New Delhi 110086, India

来源：

SUPERLATTICES AND MICROSTRUCTURES | 2016年 / 100卷

关键词：

Accumulation mode MOSFET; Analytical model; Junctionless; Superposition techniques; Surrounding gate; GAA MOSFET; TRANSISTORS; IMPACT;

D O I：

10.1016/j.spmi.2016.11.009

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

An analytical model for Junctionless Accumulation Mode Surrounding Gate (JLAMSG) MOSFET is developed using superposition technique. The model incorporates source/drain and channel depletion for an accurate analysis. The device parameter dependent electrostatic center potential, drain current (IDs) and subthreshold slope (SS) have been evaluated. The numerical simulation results using ATLAS-3D device simulator are in good agreement with the results obtained from the developed analytical model. A comparative assessment between Junctionless (JL) and Junctionless Accumulation Mode ULAM) Surrounding Gate (SG) devices for analog/RF performance is also carried out. The superiority of JLAMSG MOSFET over Junctionless Surrounding Gate (JLSG) is discussed for Analog and RF application. (C) 2016 Elsevier Ltd. All rights reserved.

引用

页码：1263 / 1275

页数：13

共 50 条

[31] Analytical Short-Channel Behavior Models of Junctionless Cylindrical Surrounding-Gate MOSFETs
Jiang, Chunsheng
Liang, Renrong
Wang, Jing
Xu, Jun
2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,
[32] Investigation of analog/RF performance of gate-all-around junctionless MOSFET including interfacial defects
Ferhati, H.
Djeffal, F.
Bentrcia, T.
2015 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 328 - U451
[33] A comprehensive two dimensional analytical study of a nanoscale linearly graded binary metal alloy gate cylindrical junctionless MOSFET for improved short channel performance
Saheli Sarkhel
Subir Kumar Sarkar
Journal of Computational Electronics, 2014, 13 : 925 - 932
[34] A comprehensive two dimensional analytical study of a nanoscale linearly graded binary metal alloy gate cylindrical junctionless MOSFET for improved short channel performance
Sarkhel, Saheli
Sarkar, Subir Kumar
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (04) : 925 - 932
[35] Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs
Holtij, Thomas
Graef, Michael
Marie Hain, Franziska
Kloes, Alexander
Iniguez, Benjamin
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 288 - 299
[36] An Accumulation Mode RF Laterally Double Diffused MOSFET With Improved Performance
Deng, Xiaochuan
Chen, Xixi
Liu, Dongdong
Liang, Kunyuan
Gan, Zhi
Li, Zhaoji
Zhang, Bo
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (10) : 1321 - 1323
[37] Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor
Chakraborty, Avik
Sarkar, Angsuman
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 556 - 567
[38] Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor
Avik Chakraborty
Angsuman Sarkar
Journal of Computational Electronics, 2017, 16 : 556 - 567
[39] Analytical subthreshold modeling of dual material gate engineered nano-scale junctionless surrounding gate MOSFET considering ECPE
Biswal, Sudhansu Mohan
Baral, Biswajit
De, Debashis
Sarkar, Angsuman
SUPERLATTICES AND MICROSTRUCTURES, 2015, 82 : 103 - 112
[40] Compact analytical modeling of underlap gate stack graded channel junction accumulation mode junctionless FET in subthreshold regime
Chattopadhyay, Ankush
Sarkar, Chandan K.
Bose, Chayanika
SUPERLATTICES AND MICROSTRUCTURES, 2022, 162

← 1 2 3 4 5 →