Circuit partitioning based fingerprinting method for IP protection

被引:1
|
作者
Nie, Tingyuan [1 ]
Sun, Jie [1 ]
Ji, Aiguo [1 ]
Lu, Zhe-Ming [2 ]
机构
[1] Qingdao Technol Univ, Commun & Elect Engn Inst, Qingdao 266033, Peoples R China
[2] Zhejiang Univ, Sch Aeronaut & Astronaut, Hangzhou 310027, Zhejiang, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 07期
关键词
fingerprinting; intellectual property protection (IPP); circuit partitioning;
D O I
10.1587/elex.10.20130138
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The continuously widening design productivity gap in the past few decades gives high incentives to counterfeiting ICs. Existing intellectual property (IP) protection schemes demand high overheads, and some techniques like watermarking do not facilitate tracing of illegal users. In this letter, we propose a novel fingerprinting method based on post-processing on circuit partitions. We evaluate our method on the ISPD98 benchmark suite. The experimental results demonstrate the effectiveness of the proposal. The fingerprinting design is distinct because the Hamming distance between fingerprinted IP designs is large enough to resist a collusion attack.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] A post layout watermarking method for IP protection
    Nie, TY
    Kisaka, T
    Toyonaga, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6206 - 6209
  • [22] A Novel Polymorphic Gate Based Circuit Fingerprinting Technique
    Wang, Tian
    Cui, Xiaoxin
    Yu, Dunshan
    Aramoon, Omid
    Dunlap, Timothy
    Qu, Gang
    Cui, Xiaole
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 141 - 146
  • [23] Hierarchical Watermarking Method for FPGA IP Protection
    Nie, Tingyuan
    Zhou, Lijian
    Li, Yansheng
    IETE TECHNICAL REVIEW, 2013, 30 (05) : 367 - 374
  • [24] Research on Short-circuit Current Restraining Method Based on Dynamic Partitioning Technology
    Wang, Heng
    Li, Yu
    Zhang, Feng
    Liu, Defu
    Zhu, Liangliang
    Tang, Yi
    2017 IEEE MANCHESTER POWERTECH, 2017,
  • [25] A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design
    Cui, Aijiao
    Chang, Chip-Hong
    Tahar, Sofiene
    Abdel-Hamid, Amr T.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (05) : 678 - 690
  • [26] Watermarking based IP core protection
    Fan, YC
    Tsao, HW
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 181 - 184
  • [27] A discrete dynamic convexized method for VLSI circuit partitioning
    Chen, Jiarui
    Zhu, Wenxing
    OPTIMIZATION METHODS & SOFTWARE, 2013, 28 (04): : 670 - 688
  • [28] A KKT-based circuit partitioning algorithm
    Zhang, Chengchang
    Li, Ping
    Yang, Lisheng
    Journal of Computational Information Systems, 2012, 8 (23): : 9961 - 9968
  • [29] Improved GRASP based circuit partitioning algorithm
    College of Mathematics and Computer Science, Fuzhou University, Fuzhou 350002, China
    不详
    Zhejiang Daxue Xuebao (Gongxue Ban), 2007, 10 (1679-1683):
  • [30] A multilevel eigenvalue based circuit partitioning technique
    Schiffner, B
    Li, JH
    Behjat, L
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 312 - 316