共 50 条
- [21] A post layout watermarking method for IP protection 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6206 - 6209
- [22] A Novel Polymorphic Gate Based Circuit Fingerprinting Technique PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 141 - 146
- [24] Research on Short-circuit Current Restraining Method Based on Dynamic Partitioning Technology 2017 IEEE MANCHESTER POWERTECH, 2017,
- [26] Watermarking based IP core protection PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 181 - 184
- [27] A discrete dynamic convexized method for VLSI circuit partitioning OPTIMIZATION METHODS & SOFTWARE, 2013, 28 (04): : 670 - 688
- [28] A KKT-based circuit partitioning algorithm Journal of Computational Information Systems, 2012, 8 (23): : 9961 - 9968
- [29] Improved GRASP based circuit partitioning algorithm Zhejiang Daxue Xuebao (Gongxue Ban), 2007, 10 (1679-1683):
- [30] A multilevel eigenvalue based circuit partitioning technique FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 312 - 316