共 50 条
- [1] A Multilevel Fingerprinting Method for FPGA IP Protection 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1789 - 1792
- [4] Fingerprinting in EEG Model IP Protection Using Diffusion Model PROCEEDINGS OF THE 4TH ANNUAL ACM INTERNATIONAL CONFERENCE ON MULTIMEDIA RETRIEVAL, ICMR 2024, 2024, : 120 - 128
- [5] INTELLECTUAL PROPERTY (IP) PROTECTION USING WATERMARKING AND FINGERPRINTING TECHNIQUES PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2016, : 433 - 438
- [6] Circuit Camouflage Integration for Hardware IP Protection 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
- [7] Parallel testing method by partitioning circuit based on the exhaustive test COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2004, PT 2, 2004, 3044 : 262 - 271
- [10] Parallel direct method circuit simulator based on sparse matrix partitioning Comput Electr Eng, 6 (385-404):