共 50 条
- [25] RTL power estimation in an HDL-based design flow IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (06): : 723 - 730
- [26] Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 213 - 218
- [29] ADDING CRITICAL DESIGN KNOWLEDGE TO HDL-BASED DESIGNS ELECTRONIC ENGINEERING, 1991, 63 (777): : S57 - S57
- [30] Panel: Opportunities and pitfalls in HDL-Based system design INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 56 - 57