Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits

被引：18

作者：

Caffarena, Gabriel ^{[1
]}

Constantinides, George A.

Cheung, Peter Y. K.

Carreras, Carlos

Nieto-Taladriz, Octavio

机构：

[1] Univ Politecn Madrid, Dept Ingn Elect, E-28040 Madrid, Spain

[2] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2006年 / 53卷 / 05期

基金：

英国工程与自然科学研究理事会;

关键词：

architectural synthesis; digital signal processing; fixed-point arithmetic; word-length allocation;

D O I：

10.1109/TCSII.2005.862175

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, we address the combined application of word-length allocation and architectural synthesis of linear time-invariant digital signal processing systems. These two design tasks are traditionally performed sequentially, thus lessening the overall design complexity, but ignoring forward and backward dependencies that may lead to cost reductions. Mixed integer linear programming is used to formulate the combined problem and results are compared to the two-step traditional approach.

引用

页码：339 / 343

页数：5

共 50 条

[1] Combined word-length optimization and high-level synthesis of digital signal processing systems
Kum, KI
Sung, W
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (08) : 921 - 930
[2] Word-length optimization for high level synthesis of digital signal processing systems
Kum, KI
Sung, W
[J]. 1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 569 - 578
[3] THE INFLUENCE OF FINITE WORD-LENGTH ON DIGITAL OPTIMAL-CONTROL
VANWINGERDEN, AJM
DEKONING, WL
[J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1984, 29 (05) : 385 - 391
[4] A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems
Parashar, Karthick
Rocher, Romuald
Menard, Daniel
Sentieys, Olivier
[J]. 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 318 - 323
[5] OPTIMAL REALIZATIONS OF FINITE WORD-LENGTH DIGITAL-FILTERS AND CONTROLLERS
ROTEA, MA
WILLIAMSON, D
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (02): : 61 - 72
[6] Simulation-based word-length optimization method for fixed-point digital signal processing systems
Sung, WY
Kum, KI
[J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1995, 43 (12) : 3087 - 3090
[7] ON THE REDUNDANCY OF OPTIMAL CODES WITH LIMITED WORD-LENGTH
CAPOCELLI, RM
DESANTIS, A
[J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1992, 38 (02) : 439 - 445
[8] OPTIMAL CONTROLLERS FOR FINITE WORD-LENGTH IMPLEMENTATION
LIU, KT
SKELTON, RE
GRIGORIADIS, K
[J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1992, 37 (09) : 1294 - 1304
[9] Optimal word-length allocation for the fixed-point implementation of linear filters and controllers
Hilaire, Thibault
Ouzia, Hacene
Lopez, Benoit
[J]. 2019 IEEE 26TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2019, : 175 - 182
[10] SYNTHESIS OF RECURSIVE DIGITAL-FILTERS TAKING THE FINITE WORD-LENGTH INTO ACCOUNT
ZHUKOV, SG
[J]. TELECOMMUNICATIONS AND RADIO ENGINEERING, 1980, 34-5 (04) : 78 - 81

← 1 2 3 4 5 →