An architecture for high-performance 2-D image display

被引:2
|
作者
Jordan, SD
Jensen, PE
Lichtenbelt, BBA
机构
[1] HEWLETT PACKARD CORP,GRAPH HARDWARE LAB,FT COLLINS,CO 80525
[2] HEWLETT PACKARD CORP,GRAPH SOFTWARE LAB,FT COLLINS,CO 80525
关键词
D O I
10.1016/S0097-8493(96)00078-7
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Image processing operations can be divided into two classes, those pre-processing operations that are market- and application-specific and those widely-used operations that are useful in any application that requires the display of 2-D images. In the interest of achieving real-time rates for the broader class of 2-D image display operations, Hewlett-Packard has developed a hardware accelerator called VISUALIZE-IVX. It is capable of scaling, rotating, mirroring, translating and filtering 1K-by-1K output images at greater than 30 frames/s while simultaneously enhancing image brightness and contrast. This paper describes the pipelined architecture used to achieve this performance on a desktop computer. The architecture makes use of a hybrid mapping scheme for geometric transformations. Also a unique memory device was designed that minimizes local image buffers while eliminating the need to resend pixels from main memory. A recently developed method of extending the filtering capabilities, that may be incorporated into future products, is also presented. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:151 / 157
页数:7
相关论文
共 50 条
  • [11] High Performance VLSI Architecture for 2-D DWT Using Lifting Scheme
    Mithun, R.
    Hegde, Ganapathi
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [12] High-performance 3D median filter architecture for medical image despeckling
    Jiang, M.
    Crookes, D.
    ELECTRONICS LETTERS, 2006, 42 (24) : 1379 - 1381
  • [13] A Fine-Grained Pipelined 2-D Convolver for High-Performance Applications
    Kalbasi, Mahdi
    Nikmehr, Hooman
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (01) : 146 - 150
  • [14] A 2-D microporous covalent organic framework for high-performance supercapacitor electrode
    Xue, Rui
    Zheng, Yan-Ping
    Qian, De-Quan
    Xu, Da-Ying
    Liu, Yin-Sheng
    Huang, Sheng-Li
    Yang, Guo-Yu
    MATERIALS LETTERS, 2022, 308
  • [15] High-Performance Ellipsometry With 2-D Expanded Channels for Spectroscopy and Polarization Analysis
    Tu, Huatian
    Zheng, Yuxiang
    Shan, Yao
    Chen, Yao
    Zhang, Haotian
    Liu, Pian
    Zhao, Haibin
    Zhang, Rongjun
    Wang, Songyou
    Li, Jing
    Yu, Hongzhu
    Lee, YoungPak
    Chen, Liangyao
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2021, 70
  • [16] A FLEXIBLE HIGH-PERFORMANCE 2-D DISCRETE COSINE TRANSFORM-IC
    MATTERNE, L
    CHONG, D
    MCSWEENEY, B
    WOUDSMA, R
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 618 - 621
  • [17] High-Performance Ellipsometry with 2-D Expanded Channels for Spectroscopy and Polarization Analysis
    Tu, Huatian
    Zheng, Yuxiang
    Shan, Yao
    Chen, Yao
    Zhang, Haotian
    Liu, Pian
    Zhao, Haibin
    Zhang, Rongjun
    Wang, Songyou
    Li, Jing
    Yu, Hongzhu
    Lee, Youngpak
    Chen, Liangyao
    Zheng, Yuxiang (yxzheng@fudan.edu.cn), 1600, Institute of Electrical and Electronics Engineers Inc. (70):
  • [18] Energy Efficient and High Performance Modified Mesh based 2-D NoC Architecture
    Reddy, B. Naresh Kumar
    Kar, Subrat
    2021 IEEE 22ND INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (IEEE HPSR), 2021,
  • [19] A high-performance 1D-DCT architecture
    Shams, A
    Pan, WD
    Chandanandan, A
    Bayoumi, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 521 - 524
  • [20] High-performance architecture
    Sherwin-Williams
    不详
    Finsh. Today, 2007, 2 (22-24):