A two dimensional analytical model study of the performance of junctionless trial-material cylindrical surrounding-gate MOSFET

被引：0

作者：

Fairouz, Lagraf ^{[1
,2
]}

Djamil, Rechem ^{[1
,3
]}

Kamel, Guergouri ^{[1
,2
]}

Aicha, Khial ^{[1
,2
]}

机构：

[1] Univ Larbi Ben MhidiOum El Bouaghi, Lab Act Components & Mat, Oum El Bouaghi, Algeria

[2] Univ LarbiBen MHidi, Dept Mat Sci, Fac Exact Sci & Sci Nat & Life, Oum El Bouaghi, Algeria

[3] Univ Larbi Ben Mhidi Oum El Bouaghi, Dept Elect Engn, Fac Sci & Appl Sci, Oum El Bouaghi, Algeria

来源：

2016 39TH INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS) | 2016年

关键词：

Surrounding-gate MOSFET; Trial-material gate; Junctionless transistor; Short channel effects; TRANSISTORS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new junctionless trial-material cylindrical surrounding gate-MOSFET (JLTMCSG-MOSFET) has been investigated to improve carrier transport efficiency. Therefore, it is expected that the short channel effects are reduced. An analytical model has been used; it is based on an approximated solution of two-dimensional Poisson's equation. The device performance is studied in terms of subthreshold current, surface potential, electrical field, drain induced barrier lowering (DIBL) and subthreshold slope (SS). The accuracy of the analytical model was verified using numerical simulation MEDICI. A good agreement was obtained.

引用

页码：195 / 198

页数：4

共 50 条

[21] A compact, analytical two-dimensional threshold voltage model for cylindrical, fully-depleted, surrounding-gate (SG) MOSFETs
Chiang, TK
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (12) : 1173 - 1178
[22] A compact, analytical two-dimensional threshold voltage model for cylindrical, fully-depleted, surrounding-gate(SG) MOSFETs
Chiang, T. K.
2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 547 - 550
[23] A comprehensive two dimensional analytical study of a nanoscale linearly graded binary metal alloy gate cylindrical junctionless MOSFET for improved short channel performance
Saheli Sarkhel
Subir Kumar Sarkar
Journal of Computational Electronics, 2014, 13 : 925 - 932
[24] A comprehensive two dimensional analytical study of a nanoscale linearly graded binary metal alloy gate cylindrical junctionless MOSFET for improved short channel performance
Sarkhel, Saheli
Sarkar, Subir Kumar
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (04) : 925 - 932
[25] A Two-dimensional Analytical Model and Simulation for Dual Material Gate Junctionless Transistor
Wagaj, S.
Chavan, Y.
Patil, S.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING 2016 (ICCASP 2016), 2017, 137 : 367 - 374
[26] Two-Dimensional Analytical Model for Deriving the Threshold Voltage of a Short Channel Fully Depleted Cylindrical/Surrounding Gate MOSFET
Suh, Chung Ha
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (02) : 111 - 120
[27] Performance analysis of undoped and Gaussian doped cylindrical surrounding-gate MOSFET with it's small signal modeling
Sood, Himangi
Srivastava, Viranjay M.
Singh, Ghanshyam
MICROELECTRONICS JOURNAL, 2016, 57 : 66 - 75
[28] An analytical drain current model for graded channel cylindrical/surrounding gate MOSFET
Kaur, Harsupreet
Kabra, Sneha
Haldar, Subhasis
Gupta, R. S.
MICROELECTRONICS JOURNAL, 2007, 38 (03) : 352 - 359
[29] Quasi-analytical model of ballistic cylindrical surrounding gate nanowire MOSFET
Xu, Wanjie
Wong, Hei
Kakushima, Kuniyuki
Iwai, Hiroshi
MICROELECTRONIC ENGINEERING, 2015, 138 : 111 - 117
[30] Analytical model including the fringing-induced barrier lowering effect for a dual-material surrounding-gate MOSFET with a high-κ gate dielectric
Li Cong
Zhuang Yi-Qi
Zhang Li
Bao Jun-Lin
CHINESE PHYSICS B, 2012, 21 (04)

← 1 2 3 4 5 →