Parasitic S/D resistance effects on hot-carrier reliability in body-tied FinFETs

被引:13
|
作者
Han, Jin-Woo [1 ]
Lee, Choong-Ho
Park, Donggun
Choi, Yang-Kyu
机构
[1] Korea Adv Inst Sci & Technol, Div Elect Engn, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[2] Samsung Elect Co Ltd, Semicond R&D Ctr, Kyunggido 499711, South Korea
关键词
hot-carrier effects (HCEs); interface states; multiple-gate FinFETs; oxide-trapped charges; parasitic source/drain (S/D) resistance;
D O I
10.1109/LED.2006.875721
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot-carrier effects (HCEs) in fully depleted body-tied FinFETs were investigated by measuring the impact-ionization current. To understand the hot-carrier degradation mechanism, stress damages were characterized, by dc hot-carrier stress measurement for various stress conditions and fin widths. The measurement results show that the generation of interface states is a more dominant degradation mechanism than oxide-trapped charges for FinFETs with a gate-oxide thickness of 1.7 nm. It was found that a parasitic voltage drop due to a significant source/drain extension resistance plays an important role in suppressing the HCEs at narrow fin widths. This letter can provide insight determining the worst stress condition for estimating the lifetime and optimizing between reliability and ON-state drain-currents.
引用
收藏
页码:514 / 516
页数:3
相关论文
共 50 条
  • [31] Effects of grain boundaries on performance and hot-carrier reliability of excimer-laser annealed polycrystalline silicon thin film transistors
    Chen, TF
    Yeh, CF
    Lou, JC
    JOURNAL OF APPLIED PHYSICS, 2004, 95 (10) : 5788 - 5794
  • [33] Role of Material Gate Engineering in Improving Gate All Around Junctionless (GAAJL) MOSFET Reliability Against Hot-Carrier Effects
    Ferhati, H.
    Djeffal, F.
    Bentrcia, T.
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 194 - 197
  • [34] Device scaling effects on hot-carrier induced interface and oxide-trapped charge distributions in MOSFET's
    Mahapatra, S
    Parikh, CD
    Rao, VR
    Viswanathan, CR
    Vasi, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (04) : 789 - 796
  • [35] Effects of tungsten polycidation on the hot-carrier degradation in buried-channel LDD p-MOSFET's
    Ang, DS
    Ling, CH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1996, 35 (12A): : L1572 - L1574
  • [36] A new approach for characterizing structure-dependent hot-carrier effects in drain-engineered MOSFET's
    Chung, SS
    Yang, JJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1371 - 1377
  • [37] Effects of tungsten polycidation on the hot-carrier degradation in buried-channel LDD p-MOSFET's
    Ang, D.S.
    Ling, C.H.
    Japanese Journal of Applied Physics, Part 2: Letters, 1996, 35 (12 A):
  • [38] Hot-carrier reliability on the optical characteristics of gate stack gate all-around (GSGAA) MOSFET considering quantum mechanical effects
    Madheswaran, M.
    Ramesh, R.
    Kannan, K.
    OPTIK, 2016, 127 (05): : 2694 - 2702
  • [39] SPICE modelling of hot-carrier degradation in Si1-xGex S/D and HfSiON based pMOS transistors
    Martin-Martinez, J.
    Amat, E.
    Gonzalez, M. B.
    Verheyen, P.
    Rodriguez, R.
    Nafria, M.
    Aymerich, X.
    Simoen, E.
    MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1263 - 1266
  • [40] Effects of halo implant on hot carrier reliability of sub-quarter micron MOSFET's
    Das, A
    De, H
    Misra, V
    Venkatesan, S
    Veeraraghavan, S
    Foisy, M
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 189 - 193