共 50 条
- [41] Graphical description for Hardware-In-the-Loop simulation [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 2506 - 2511
- [42] BGT hardware-in-the-loop simulation facility [J]. TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING IV, 1999, 3697 : 2 - 10
- [43] Interface issues in hardware-in-the-loop simulation [J]. 2005 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM, 2005, : 39 - 45
- [45] Visible imaging simulation in hardware-in-the-loop [J]. System Simulation and Scientific Computing, Vols 1 and 2, Proceedings, 2005, : 701 - 705
- [46] An architecture for robotic hardware-in-the-loop simulation [J]. IEEE ICMA 2006: PROCEEDING OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-3, PROCEEDINGS, 2006, : 2162 - +
- [48] Interface design for hardware-in-the-loop simulation [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 1554 - +
- [49] Hardware-in-the-loop Simulation for Autonomous Driving [J]. IECON 2008: 34TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-5, PROCEEDINGS, 2008, : 1680 - 1685
- [50] Hardware-in-the-loop missile simulation facility [J]. TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING III, 1998, 3368 : 2 - 9