Evolution of lithography-to-etch bias in multi-patterning processes

被引:3
|
作者
Panneerchelvam, Prem [1 ]
Agarwal, Ankur [2 ]
Huard, Chad M. M. [1 ]
Pret, Alessandro Vaglio [1 ]
Mani, Antonio [3 ]
Gronheid, Roel [3 ]
Demand, Marc [4 ]
Kumar, Kaushik [4 ]
Paolillo, Sara [5 ]
Lazzarino, Frederic [5 ]
机构
[1] KLA Corp, Austin, TX 78759 USA
[2] KLA Corp, Milpitas, CA USA
[3] KLA Corp, B-3001 Leuven, Belgium
[4] Tokyo Electron Europe Ltd, Crawley RH10 9QL, England
[5] Imec vzw, B-3001 Leuven, Belgium
来源
关键词
SILICON DIOXIDE; PLASMA; MECHANISM; SIO2;
D O I
10.1116/6.0002059
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantitatively accurate, physics-based, computational modeling of etching and lithography processes is essential for modern semiconductor manufacturing. This paper presents lithography and etch models for a trilayer process in a back end of the line manufacturing vehicle. These models are calibrated and verified against top-down scanning electron microscope (SEM) and cross-sectional SEM measurements. Calibration errors are within 2 nm, while the maximum verification error is less than 3 nm. A fluorocarbon plasma etch of the spin-on-glass (SOG) layer accounts for most of the etch bias present in the process. The tapered profile in the SOG etch step is generated due to the polymerization process by fluorocarbon radicals generated in the plasma. The model predicts a strong correlation between the etch bias in the SOG etch step and the neutral-to-ion flux ratio in the plasma. The second etch step of the flow, which etches the spin-on-carbon (SOC) layer using an H-2/N-2 plasma, results in a negative etch bias (increase in CDs) for all measured features. The ratio of hydrogen to nitrogen radical fluxes effectively controls the etch bias in this step, with the model predicting an increase in the etch bias from negative to positive values as the H-to-N ratio decreases. The model also indicates an aspect ratio dependent etch rate in the SOG and SOC etch steps, as seen in the etch front evolution in a three-dimensional test feature. The third and final step of the process, SiO2-etch, generates an insignificant etch bias in all the test structures. Finally, the accuracy of the etch simulations is shown to be dependent on the accuracy of the incoming photoresist shapes. Models that consider only the top-down SEM measurement as input and do not account for an accurate photoresist profile, suffered significant errors in the post-etch CD predictions. Published under an exclusive license by the AVS
引用
下载
收藏
页数:14
相关论文
共 50 条
  • [41] Trench etch processes for dual damascene patterning of low-k dielectrics
    Jiang, P
    Celii, FG
    Dostalik, WW
    Newton, KJ
    Sakima, H
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2001, 19 (04): : 1388 - 1391
  • [42] Deposition and etch processes: continuum film evolution in microelectronics
    Cale, TS
    Rogers, BR
    Merchant, TP
    Borucki, LJ
    COMPUTATIONAL MATERIALS SCIENCE, 1998, 12 (04) : 333 - 353
  • [43] Post-decomposition optimizations using pattern matching and rule-based clustering for multi-patterning technology
    Wang, Lynn T. -N.
    Madhavan, Sriram
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XII, 2018, 10588
  • [44] Patterning nickel for extreme ultraviolet lithography mask application I. Atomic layer etch processing
    Sang, Xia
    Chen, Ernest
    Chang, Jane P.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2020, 38 (04):
  • [45] Advanced multi-patterning using resist core spacer process for 22nm node and beyond
    Kuwahara, Yuhei
    Shimura, Satoru
    Kyouda, Hideharu
    Oyama, Kenichi
    Yamauchi, Shohei
    Hara, Arisa
    Natori, Sakurako
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIX, 2012, 8325
  • [46] Patterning nickel for extreme ultraviolet lithography mask application. II. Hybrid reactive ion etch and atomic layer etch processing
    Sang, Xia
    Chang, Jane P.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2020, 38 (04):
  • [47] Dry-Etch Fin Patterning of a sub-22nm node SRAM Cell: EUV Lithography new Dry Etch Challenges
    Altamirano-Sanchez, E.
    Yamaguchi, Y.
    Lindain, J.
    Horiguchi, N.
    Ercken, M.
    Demand, M.
    Boullart, W.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 377 - 382
  • [48] Holistic Overlay Control for Multi-Patterning Process layers at the 10-nm and 7-nm nodes
    Verstappen, Leon
    Mos, Evert
    Wardenier, Peter
    Megens, Henry
    Schmitt-Weaver, Emil
    Bhattacharyya, Kaustuve
    Adam, Omer
    Grzela, Grzegorz
    van Heijst, Joost
    Willems, Lotte
    Wildenberg, Jochem
    Ignatova, Velislava
    Chen, Albert
    Elich, Frank
    Rajasekharan, Bijoy
    Vergaij-Huizer, Lydia
    Lewis, Brian
    Kea, Marc
    Mulkens, Jan
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXX, 2016, 9778
  • [49] 56 nm pitch Cu dual-damascene interconnects with self-aligned via using negative-tone development Lithography-Etch-Lithography-Etch patterning scheme
    Loquet, Yannick
    Mignot, Yann
    Waskiewicz, Christopher
    Chen, James Hsueh-Chung
    Sankarapandian, Muthumanickam
    Chen, Shyng-Tsong
    Flaitz, Philip
    Tomizawa, Hideyuki
    Tseng, Chia-Hsun
    Beard, Marcy
    Morris, Bryan
    Kleemeier, Walter
    Liniger, E.
    Spooner, Terry
    MICROELECTRONIC ENGINEERING, 2013, 107 : 138 - 144
  • [50] Anistropic multi-step etch processes of silicon
    Fruhauf, J
    Hannemann, B
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 1997, 7 (03) : 137 - 140