Low Temperature and Fine Pitch Nanocrystalline Cu/SiCN Wafer-to-Wafer Hybrid Bonding

被引:5
|
作者
Chiu, Wei-Lan [1 ]
Lee, Ou-Hsiang [1 ]
Kuo, Tzu-Ying [1 ]
Lo, James Yi-Jen [2 ]
Shih, Chiang-Lin [2 ]
Chiu, Hsih-Yang [2 ]
Chang, Hsiang-Hung [1 ]
机构
[1] Ind Technol Res Inst ITRI, Hsinchu, Taiwan
[2] Nanya Technology Corp NTC, New Taipei, Taiwan
关键词
nanocrystalline copper; 3DIC; Cu Pad; SiCN; lowtemperature bonding; fine pitch wafer to wafer hybrid bonding;
D O I
10.1109/ECTC51909.2023.00189
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The fine-pitch wafer-to-wafer hybrid bonding technique allows for high integration density in high-memory bandwidth packaging. This paper demonstrates the nanocrystalline copper (nc-Cu) /SiCN wafer-to-wafer hybrid bonding process. The nc-Cu material can be filled using either an electrochemical deposition or physical vapor deposition facility, with an average grain size of approximately 80 nm. Additionally, a nearly 200 nm thick SiCN layer was deposited on a SiO2 layer as a dielectric bonding layer on the 12-inch wafer. chemical mechanical polishing as essential for polishing the nc-Cu and SiCN layers to increase bonding performance, achieving a roughness Ra of 0.44 nm and dishing of 1.78 nm. The hybrid bonding process was completed using a 2.5 mu m fine-pitch nc-Cu/SiCN hybrid structure, which significantly reduced the bonding temperature to 200 oC. The highly (111)-preferred orientation of the nc-Cu pads proved to be a promising bonding material for low-temperature bonding. Overall, this study achieved nearly 80% of a good bonding interface without large voids. In conclusion, this study successfully achieved low-temperature and fine-pitch nc-Cu/SiCN wafer-to-wafer hybrid bonding at 200 oC. This extraordinary interconnection technology is expected to benefit future trends in advanced packaging.
引用
收藏
页码:1105 / 1109
页数:5
相关论文
共 50 条
  • [31] Reliability Challenges in Advanced 3D Technologies: The Case of Through Silicon Vias and SiCN-SiCN Wafer-to-Wafer Hybrid-Bonding Technologies
    Chery, Emmanuel
    Fohn, Corinna
    De Messemaeker, Joke
    Beyne, Eric
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2023, 23 (04) : 615 - 622
  • [32] Wafer-to-wafer fusion bonding of oxidized silicon to silicon at low temperatures
    Berthold, A
    Jakoby, B
    Vellekoop, MJ
    [J]. SENSORS AND ACTUATORS A-PHYSICAL, 1998, 68 (1-3) : 410 - 413
  • [33] Characterization of bonding activation sequences to enable ultra-low Cu/SiCN wafer level hybrid bonding
    Iacovo, Serena
    Peng, Lan
    Nagano, Fuya
    Uhrmann, Thomas
    Burggraf, Jurgen
    Fehkuhrer, Andreas
    Conard, Thierry
    Inoue, Fumihiro
    Kim, Soon-Wook
    De Vos, Joeri
    Phommahaxay, Alain
    Beyne, Eric
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 2097 - 2104
  • [34] Adhesive wafer-to-wafer bonding using contact imprinting
    Yu, Liming
    Pang, Ah Ju
    Bangtao, Chen
    Tay, Francis E. H.
    Iliescu, Ciprian
    [J]. MICRO- AND NANOTECHNOLOGY: MATERIALS, PROCESSES, PACKAGING, AND SYSTEMS III, 2007, 6415
  • [35] Die to Wafer Hybrid Cu Bonding for Fine Pitch 3D-IC Applications
    Kim, Yeongseon
    Kim, Juhyeon
    Kim, Hyoeun
    Lee, Haksun
    Kim, Dohyun
    Seo, Sun-Kyoung
    Jo, Chajea
    Kim, Dae-Woo
    [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1043 - 1047
  • [36] <200 nm Wafer-to-Wafer Overlay Accuracy in Wafer Level Cu/SiO2 Hybrid Bonding for BSI CIS
    Rebhan, B.
    Bernauer, M.
    Wagenleitner, T.
    Heilig, M.
    Kurz, F.
    Lhostis, S.
    Deloffre, E.
    Jouve, A.
    Balan, V.
    Chitu, L.
    [J]. 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [37] Characterization of inorganic dielectric layers for low thermal budget wafer-to-wafer bonding
    Inoue, F.
    Peng, L.
    Phommahaxay, A.
    Kim, S-W.
    De Vos, J.
    Sleeckx, E.
    Miller, A.
    Beyer, G.
    Beyne, E.
    [J]. 2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 24 - 24
  • [38] Wafer Level Fine-Pitch Hybrid Bonding: Challenges and Remedies
    Chidambaram, Vivek
    Leong, Yew Wing
    Ren, Qin
    [J]. 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 459 - 463
  • [39] Low Temperature Fine-pitch Wafer-level Cu-Cu Bonding Using Nanoparticles Fabricated by PVD
    Wu, Zijian
    Wang, Qian
    Song, Changming
    Cai, Jian
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 287 - 292
  • [40] Distortion Simulation for Direct Wafer-to-Wafer Bonding Process
    Ip, Nathan
    Nejadsadeghi, Nima
    Kohama, Norifumi
    Tanoue, Hayato
    Motoda, Kimio
    [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 694 - 698