Silicon Microthermoelectric Coolers for Local Heat Removal in Integrated Circuit Chips

被引:1
|
作者
Dhawan, Ruchika [1 ,2 ]
Edwards, Hal [2 ]
Lee, Mark [1 ]
机构
[1] Univ Texas Dallas, Dept Phys, Richardson, TX 75080 USA
[2] Texas Instruments Inc, Dallas, TX 75234 USA
基金
美国国家科学基金会;
关键词
Integrated circuit (IC) thermal factors; thermoelectric devices; thermoelectrics; THERMOELECTRIC GENERATORS; THERMAL MANAGEMENT; POWER-GENERATION; PERFORMANCE;
D O I
10.1109/TED.2023.3304277
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advancements in electronic device fabrication with increasing integration levels have resulted in very high device densities. This has led to higher power dissipation and heat fluxes, increasing integrated circuit (IC) operating temperature. High and nonuniform heat generation degrades device and system performance. Therefore, thermal management to keep ICs within prescribed temperature limits is an important challenge for reliable and economic performance. Cooling techniques, including liquid coolants and air conditioning (AC), have been utilized to remove heat at the package and system level. However, these techniques must overcome high thermal impedances and require complex integration, while global cooling is generally wasteful, inefficient, and expensive. To improve thermal management, we have developed Si microthermo-electric coolers (mu TECs) with areas as small similar to 10(-5) cm(2) that can be integrated on-chip near local hot spots using the standard fabrication processes. While Si mu TECs cannot achieve low base temperatures, they can actively pump relatively high heat fluxes directly to a heat sink, thus reducing local temperature increases and allowing targeted rather than global waste heat removal. We demonstrate mu TECs that can pump up to 43 W cm(-2) of locally generated excess heat with no increase in chip temperature.
引用
收藏
页码:5505 / 5508
页数:4
相关论文
共 50 条
  • [31] Laser-induced removal of flash from heat sinks in integrated circuit packages
    W.D. Song
    M.H. Hong
    S.M. Huang
    S.Y. Chan
    Y.F. Lu
    T.C. Chong
    Applied Physics A, 2002, 75 : 519 - 523
  • [32] Coupling strategies for silicon photonics integrated chips[Invited]
    RICCARDO MARCHETTI
    COSIMO LACAVA
    LEE CARROLL
    KAMIL GRADKOWSKI
    PAOLO MINZIONI
    Photonics Research, 2019, (02) : 201 - 239
  • [33] Coupling strategies for silicon photonics integrated chips[Invited]
    RICCARDO MARCHETTI
    COSIMO LACAVA
    LEE CARROLL
    KAMIL GRADKOWSKI
    PAOLO MINZIONI
    Photonics Research, 2019, 7 (02) : 201 - 239
  • [34] Characterization of porous silicon integrated in liquid chromatography chips
    Tiggelaar, R. M.
    Verdoold, V.
    Eghbali, H.
    Desmet, G.
    Gardeniers, J. G. E.
    LAB ON A CHIP, 2009, 9 (03) : 456 - 463
  • [35] Coupling strategies for silicon photonics integrated chips [Invited]
    Marchetti, Riccardo
    Lacava, Cosimo
    Carroll, Lee
    Gradkowski, Kamil
    Minzioni, Paolo
    PHOTONICS RESEARCH, 2019, 7 (02) : 201 - 239
  • [36] Future of silicon integrated circuit technology
    Iwai, Hiroshi
    ICIIS 2007: SECOND INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS 2007, CONFERENCE PROCEEDINGS, 2007, : 43 - 48
  • [37] An integrated circuit for silicon photomultipliers tubes
    O. V. Dvornikov
    V. A. Tchekhovsi
    V. L. Dyatlov
    N. N. Prokopenko
    Instruments and Experimental Techniques, 2014, 57 : 40 - 44
  • [38] AN AUTOMATIC VISUAL INSPECTION SYSTEM FOR INTEGRATED-CIRCUIT CHIPS
    HSIEH, YY
    FU, KS
    COMPUTER GRAPHICS AND IMAGE PROCESSING, 1980, 14 (04): : 293 - 343
  • [39] HEALING OF VOIDS IN THE ALUMINUM METALLIZATION OF INTEGRATED-CIRCUIT CHIPS
    CUDDIHY, EF
    LAWTON, RA
    GAVIN, TR
    IEEE TRANSACTIONS ON RELIABILITY, 1990, 39 (05) : 564 - 570
  • [40] DEFECTS AND SILICON INTEGRATED-CIRCUIT
    POATE, JM
    EAGLESHAM, DJ
    GOSSMANN, HJ
    HIGASHI, GS
    PIETSCH, G
    MICROSCOPY OF SEMICONDUCTING MATERIALS 1993, 1993, (134): : 91 - 98