Write-error-rate of Spin-Transfer-Torque MRAM (Invited)

被引：1
|
作者：
Worledge, Daniel C. [1 ]
机构：
[1] IBM Res, IBM Almaden Res Ctr, San Jose, CA 95120 USA
来源：
2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS | 2023年
关键词：
MRAM; spin-transfer torque; STT-MRAM; writeerror-rate; PERPENDICULAR-ANISOTROPY;
D O I：
10.1109/IRPS48203.2023.10117666
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Embedded Spin-Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) is now a standard foundry offering for embedded non-volatile memory applications at the 28 nm node and below, where it replaces embedded Flash, due to lower development costs. The switch from in-plane to perpendicularly magnetized magnetic materials enabled reliable operation and a scaling path. Write-error-rate is the key reliability challenge for STT-MRAM. While due to fundamental physics, write-error-rate of STT-MRAM can be engineered to meet even aggressive product specifications.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Bit Error Rate Engineering for Spin-Transfer-Torque MRAM
    Lee, Ken
    2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 165A - 165A
  • [2] Magnetic immunity of spin-transfer-torque MRAM
    Srivastava, S.
    Sivabalan, K.
    Kwon, J. H.
    Yamane, K.
    Yang, H.
    Chung, N. L.
    Ding, J.
    Teo, Kie Leong
    Lee, Kangho
    Yang, Hyunsoo
    APPLIED PHYSICS LETTERS, 2019, 114 (17)
  • [3] Write error rate in spin-transfer-torque random access memory including micromagnetic effects
    Roy, Urmimala
    Kencke, David L.
    Pramanik, Tanmoy
    Register, Leonard F.
    Banerjee, Sanjay K.
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 147 - 148
  • [4] Zero Bit-Error-Rate Weak PUF based on Spin-Transfer-Torque MRAM Memories
    Vatajelu, Elena Ioana
    Di Natale, Giorgio
    Prinetto, Paolo
    2017 IEEE 2ND INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), 2017, : 128 - 133
  • [5] Spin-Transfer-Torque MRAM: the Next Revolution in Memory
    Worledge, Daniel C.
    2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022), 2022, : 120 - 123
  • [6] Distribution of write error rate of spin-transfer-torque magnetoresistive random access memory caused by a distribution of junction parameters
    Imamura, Hiroshi
    Arai, Hiroko
    Matsumoto, Rie
    JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2022, 563
  • [7] Low Write-Energy Magnetic Tunnel Junctions for High-Speed Spin-Transfer-Torque MRAM
    Amiri, P. Khalili
    Zeng, Z. M.
    Upadhyaya, P.
    Rowlands, G.
    Zhao, H.
    Krivorotov, I. N.
    Wang, J. -P.
    Jiang, H. W.
    Katine, J. A.
    Langer, J.
    Galatsis, K.
    Wang, K. L.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (01) : 57 - 59
  • [8] Write Error Rate of Spin-Transfer-Torque Random Access Memory Including Micromagnetic Effects Using Rare Event Enhancement
    Roy, Urmimala
    Pramanik, Tanmoy
    Register, Leonard F.
    Banerjee, Sanjay K.
    IEEE TRANSACTIONS ON MAGNETICS, 2016, 52 (10)
  • [9] Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM
    Huang, Kejie
    Ning, Ning
    Lian, Yong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1179 - 1182
  • [10] High Performance MRAM with Spin-Transfer-Torque and Voltage-Controlled Magnetic Anisotropy Effects
    Cai, Hao
    Kang, Wang
    Wang, You
    Naviner, Lirida Alves De Barros
    Yang, Jun
    Zhao, Weisheng
    APPLIED SCIENCES-BASEL, 2017, 7 (09):
12345