A Dual-Mode Programing Nonvolatile Floating-Gate Memory with Convertible Ohmic and Schottky Contacts

被引:1
|
作者
Zhang, Chi [1 ,2 ]
Ning, Jing [1 ,2 ]
Wang, Boyu [1 ,2 ]
Wang, Dong [1 ,2 ,3 ]
Zhang, Jincheng [1 ,2 ]
Hao, Yue [1 ,2 ]
机构
[1] Xidian Univ, State Key Discipline Lab Wide Band Gap Semicond Te, Xian 710071, Peoples R China
[2] Xidian Univ, Shaanxi Joint Key Lab Graphene, Xian 710071, Peoples R China
[3] Xidian Wuhu Res Inst, Wuhu 241000, Peoples R China
关键词
dual-mode processing program; floating-gate field-effect transistor; nonvolatile memory; WS2; HETEROSTRUCTURES; GRAPHENE;
D O I
10.1002/aelm.202300503
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Research on van der Waals heterostructures based on stacked two-dimensional atomic thickness crystals has received considerable attention because of their unique characters and great potential applications in flexible transparent electronics and optoelectronics. In this study, a nonvolatile memory device with a few-layer bipolar material WS2 as channel and charge-trapping layers is designed with a floating-gate structure in which charges (electrons and holes) can be stored in the charge-trapping layer using a dual-mode processing program by changing the metal-semiconductor contact type. The device exhibits different programming currents during programming, in particular, the device has a low programming current for programming voltages (<)20 V. Moreover, the heterostructure exhibits a remarkable long retention time (approximate to 10,000 s), with no apparent degradation and a strong endurance, retaining its original performance even after 1,000 programming/erasing cycles. This study proposes a novel method for reducing power consumption while programming to facilitate artificial synapse applications.
引用
收藏
页数:6
相关论文
共 30 条
  • [21] Solution Processed Top-Gate High-Performance Organic Transistor Nonvolatile Memory With Separated Molecular Microdomains Floating-Gate
    Wu, Chao
    Wang, Wei
    Song, Junfeng
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (05) : 641 - 644
  • [22] Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors
    Choi, Junhwan
    Lee, Changhyeon
    Lee, Chungryeol
    Park, Hongkeun
    Lee, Seung Min
    Kim, Chang-Hyun
    Yoo, Hocheon
    Im, Sung Gap
    NATURE COMMUNICATIONS, 2022, 13 (01)
  • [23] Vertically stacked, low-voltage organic ternary logic circuits including nonvolatile floating-gate memory transistors
    Junhwan Choi
    Changhyeon Lee
    Chungryeol Lee
    Hongkeun Park
    Seung Min Lee
    Chang-Hyun Kim
    Hocheon Yoo
    Sung Gap Im
    Nature Communications, 13
  • [24] A Highly Punchthrough-Immune Array Architecture and Program Method for Floating-Gate NOR-Type Nonvolatile Memory
    Tsai, Wen-Jer
    Ou, Tien Fan
    Cheng, Cheng-Hsien
    Lu, Chun-Yuan
    Huang, J. S.
    Yan, S. G.
    Cheng, C. C.
    Tsai, Ping Hung
    Hung, C. S.
    Chu, T. K.
    Yih, C. M.
    Lu, Tao Cheng
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 945 - 952
  • [25] The effect of porous structure of PMMA tunneling dielectric layer on the performance of nonvolatile floating-gate organic field-effect transistor memory devices
    Yi, Mingdong
    Shu, Jingkun
    Wang, Yizheng
    Ling, Haifeng
    Song, Chunyuan
    Li, Wen
    Xie, Linghai
    Huang, Wei
    ORGANIC ELECTRONICS, 2016, 33 : 95 - 101
  • [26] A novel dual-doping floating-gate (DDFG) flash memory featuring low power and high reliability application
    Li, Yan
    Huang, Ru
    Cai, Yimao
    Zhou, Falong
    Shan, Xiaonan
    Zhang, Xing
    Wang, Yangyuan
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (07) : 622 - 624
  • [27] High-performance flexible organic thin-film transistor nonvolatile memory based on molecular floating-gate and pn-heterojunction channel layer
    Xu, Ting
    Guo, Shuxu
    Qi, Weihao
    Li, Shizhang
    Xu, Meili
    Xie, Wenfa
    Wang, Wei
    APPLIED PHYSICS LETTERS, 2020, 116 (02)
  • [28] Study of stress-induced leakage current and charge loss of nonvolatile memory cell with 70A tunnel oxide using floating-gate integrator technique
    Wang, B
    Wang, CH
    Ma, YJ
    Diorio, C
    Humes, T
    2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 28 - 31
  • [29] Fabrication and optimization of aggressively scaled Dual-Bit/Cell Split-Gate Floating-Gate flash memory cell in 55-nm node technology
    Chen, Hualun
    Xu, Zhaozhao
    Xiong, Wei
    Zhang, Jian
    Xu, Xiaojun
    Wang, Hui
    Dang, Yang
    Wang, Jinfeng
    Song, Wan
    Tian, Tian
    Liu, Donghua
    Qian, Wensheng
    Kong, Weiran
    SOLID-STATE ELECTRONICS, 2022, 194
  • [30] Gate-Controlled NiO/Graphene/4H-SiC Double Schottky Barrier Heterojunction Based on a Metal-Oxide-Semiconductor Structure for Dual-Mode and Wide Range Ultraviolet Detection
    Li, Yimeng
    Chen, Peng
    Chen, Xiufang
    Gong, Hehe
    Hu, Xiaobo
    Peng, Yan
    Xu, Xiangang
    Xie, Zili
    Xiu, Xiangqian
    Chen, Dunjun
    Ye, Jiandong
    Han, Ping
    Shi, Yi
    Zhang, Rong
    Zheng, Youdou
    ACS APPLIED ELECTRONIC MATERIALS, 2022, 4 (04) : 1807 - 1814