INVITED: Design Automation Needs for Monolithic 3D ICs: Accomplishments and Gaps

被引：0
|
作者：
Zhu, Lingjun [1 ]
Lim, Sung Kyu [1 ]
机构：
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC | 2023年
关键词：
PERFORMANCE;
D O I：
10.1109/DAC56929.2023.10247666
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, we provide an overview of design automation tools and methodology for Monolithic 3D ICs, focusing on the accomplishments in recent years and the gaps that remain to be filled. Monolithic 3D integration is an emerging technology with high 3D interconnect density and performance benefits, but it proposes new challenges for computer-aided design tools. In this paper, we first revisit the current status of design automation tools for Monolithic 3D and highlight the recent developments in tier partitioning, 3D placement and routing, inter-tier via controls, and power and thermal integrity analysis. Then, we discuss the gaps to be met for next-generation system-level heterogeneous Monolithic 3D IC design. Finally, we present our vision for the future of design automation developments for Monolithic 3D ICs.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] Routing Congestion Aware Cell Library Development for Monolithic 3D ICs
    Yan, Chen
    Salman, Emre
    2017 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2017, : 321 - 324
  • [32] Enabling Area Efficient RF ICs through Monolithic 3D Integration
    Chaourani, Panagiotis
    Hellstrom, Per-Erik
    Rodriguez, Saul
    Onet, Raul
    Rusu, Ana
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 610 - 613
  • [33] Heterogeneous and Monolithic 3D Integration Technology for Mixed-Signal ICs
    Jeong, Jaeyong
    Geum, Dae-Myeong
    Kim, SangHyeon
    ELECTRONICS, 2022, 11 (19)
  • [34] An Inter-Layer Interconnect BIST Solution for Monolithic 3D ICs
    Koneru, Abhishek
    Chakrabarty, Krishnendu
    2018 IEEE 36TH VLSI TEST SYMPOSIUM (VTS 2018), 2018,
  • [35] Metal Layer Sharing: A Routing Optimization Technique for Monolithic 3D ICs
    Pentapati, Sai
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (09) : 1355 - 1367
  • [36] Logic Monolithic 3D ICs: PPA Benefits and EDA Tools Necessary
    Pentapati, Sai Surya Kiran
    Shim, Da Eun
    Lim, Sung Kyu
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 445 - 450
  • [37] 3D ICs?
    不详
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (02): : 123 - 123
  • [38] Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs
    Ku, Bon Woong
    Debacker, Peter
    Milojevic, Dragomir
    Raghavan, Praveen
    Verkest, Diederik
    Thean, Aaron
    Lim, Sung Kyu
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 76 - 81
  • [39] 3D Machine Vision in IoT for Factory and Building Automation (Invited)
    Lee, Wai
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 59 - 59
  • [40] Clock Network Design Techniques for 3D ICs
    Kim, Tak-Yung
    Kim, Taewhan
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
12345