Design of Radiation Hardened 12T SRAM with Enhanced Reliability and Read/Write Latency for Space Application

被引:1
|
作者
Ansari, Mohd Sakib S. [1 ]
Kavitha, S. [1 ]
Reniwal, B. S. [2 ]
Vishvakarma, S. K. [3 ]
机构
[1] Indian Inst Informat Technol Design & Mfg IIITDM, Kancheepuram, India
[2] Indian Inst Technol, Jodhpur, Rajasthan, India
[3] Indian Inst Technol, Indore, India
关键词
Soft Errors; Single Event Upset (SEU); Static Noise Margin (SNM); Read Delay; Write Delay; Critical Charge; SRAM; CELL;
D O I
10.1109/VLSID57277.2023.00034
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Soft Errors becoming more predominant due to the constant scaling down of the transistors which lead to a decrease in the critical charge (Qc) and noise margin of the memory cell. In this paper, radiation-hardened (RH) 12T Memory cell is proposed which is resilient to soft errors as well as improves the critical read and write access time. This memory cell exhibits better results in terms of critical charge Qc with improved write static noise margin (WSNM). The extensive Monte Carlo simulations in Industry Hardware Calibrated 65nm standard CMOS process demonstrates that the proposed cell achieves improved performance with respect to 0.70x read access time, 0.69x write access time, 4.57x WSNM, 1.07x Q(c) as compared to NQ-10T at a supply voltage of 1V. Qc of the proposed RH-12T outperforms 6T SRAM & Q-10T by 1.91x and 1.62x respectively. In terms of area comparison, the silicon area is 1x for both NQ-10T and the proposed 12T.
引用
收藏
页码:104 / 108
页数:5
相关论文
共 50 条
  • [31] Low-Power Radiation Hardened 12T Memory Cell Design in 65 nm CMOS Process
    Huang Z.
    Li X.
    Lu Y.
    Ouyang Y.
    Fang X.
    Yi M.
    Liang H.
    Ni T.
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2019, 31 (03): : 504 - 512
  • [32] Nwise and Pwise: 10T Radiation Hardened SRAM Cells for Space Applications With High Reliability Requirements
    Seyedi, Azam
    Aunet, Snorre
    Kjeldsberg, Per Gunnar
    [J]. IEEE ACCESS, 2022, 10 : 30624 - 30642
  • [33] Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application
    Peng, Chunyu
    Huang, Jiati
    Liu, Changyong
    Zhao, Qiang
    Xiao, Songsong
    Wu, Xiulong
    Lin, Zhiting
    Chen, Junning
    Zeng, Xuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 407 - 415
  • [34] Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
    Yadav, Nandakishor
    Shah, Ambika Prasad
    Vishvakarma, Santosh Kumar
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2017, 30 (03) : 276 - 284
  • [35] A write-improved low-power 12T SRAM cell for wearable wireless sensor nodes
    Sharma, Vishal
    Vishvakarma, Santosh
    Chouhan, Shailesh Singh
    Halonen, Kari
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2314 - 2333
  • [36] Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology
    Guo, Jing
    Zhu, Lei
    Liu, Wenyi
    Huang, Hai
    Liu, Shanshan
    Wang, Tianqi
    Xiao, Liyi
    Mao, Zhigang
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1593 - 1600
  • [37] Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications
    Zhao, Qiang
    Peng, Chunyu
    Chen, Junning
    Lin, Zhiting
    Wu, Xiulong
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) : 848 - 852
  • [38] Design of Radiation Hardened SRAM Cell using Dopingless Transistor for Space Applications
    Dwivedi, Pushpendra
    Panchore, Meena
    Raikwal, Pushpa
    [J]. JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2024, 19 (07) : 4505 - 4513
  • [39] A bit-interleaving 12T bitcell with built-in write-assist for sub-threshold SRAM
    Shi, Dashan
    Yuan, Jia
    Yin, Jialu
    Wang, Yulian
    Qiao, Shushan
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (10)
  • [40] A robust 12T SRAM cell with improved write margin for ultra -low power applications in 40 nm CMOS
    Kim, Jaeyoung
    Mazumder, Pinaki
    [J]. INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 1 - 10