High-performance montgomery modular multiplier with NTT and negative wrapped convolution

被引:0
|
作者
Ke, Hongfei [1 ]
Li, Hao [1 ]
Zhang, Peiyong [1 ]
机构
[1] Zhejiang Univ, Sch Micronano Elect, Hangzhou 310058, Peoples R China
基金
国家重点研发计划;
关键词
Number theoretic transform; Negative wrapped convolution; Montgomery modular multiplication; Parallel computation; TRANSFORMS;
D O I
10.1016/j.mejo.2023.106085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modular multiplication plays a crucial role in modern cryptography. Montgomery modular multiplication(MMM), one of the most classic and practical modular multiplication algorithms, has been widely used in cryptographic algorithms such as RSA, Diffie-Hellman algorithm, and Elliptic Curve Cryptography. In this paper, we incorporate negative wrapped convolution (NWC) into the FFT-based Montgomery modular multiplication to avoid the issue of zero-padding and use carry-save arithmetics for parallel computation. By utilizing coefficient pairs (pos_part and neg_part), we reconstruct the final result and eliminate the restrictions imposed by nega-cyclic parts. Moreover, Karatsuba-like algorithm is introduced for building fine-grained large integer multipliers. We have modified the parameter specifications for our design to meet requirements from diverse application scenarios. We implement the design on Xilinx Virtex-7 FPGA under different conditions and compare the results with the state-of-the-art MMM designs. The comparisons confirm that our design has the following characteristics: low latency for process, competitive area-latency-product(ALP), efficient DSP usage, and constant delay, which enhances security against timing attacks.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] High-Performance ACID via Modular Concurrency Control
    Xie, Chao
    Su, Chunzhi
    Littley, Cody
    Alvisi, Lorenzo
    Kapritsos, Manos
    Wang, Yang
    SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, 2015, : 279 - 294
  • [42] High-performance SIMD modular arithmetic for polynomial evaluation
    Fortin, Pierre
    Fleury, Ambroise
    Lemaire, Francois
    Monagan, Michael
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (16):
  • [43] Toward a modular precision ecosystem for high-performance computing
    Anzt, Hartwig
    Flegar, Goran
    Gruetzmacher, Thomas
    Quintana-Orti, Enrique S.
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2019, 33 (06): : 1069 - 1078
  • [44] MODULAR ROUTER ARCHITECTURE FOR HIGH-PERFORMANCE INTERCONNECTION NETWORKS
    Borovska, Plamenka
    Kimovski, Dragi
    Hristov, Atanas
    TEHNICKI VJESNIK-TECHNICAL GAZETTE, 2015, 22 (05): : 1127 - 1134
  • [45] HIGH-PERFORMANCE MODULAR DIGITAL LOCK-IN AMPLIFIER
    BARONE, F
    CALLONI, E
    DIFIORE, L
    GRADO, A
    MILANO, L
    RUSSO, G
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1995, 66 (06): : 3697 - 3702
  • [46] MODULAR ARCHITECTURE FOR HIGH-PERFORMANCE IMPLEMENTATION OF THE FFT ALGORITHM
    SAPIECHA, K
    JAROCKI, R
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (12) : 1464 - 1468
  • [47] HYBRID, MODULAR CONVERTERS - HIGH-PERFORMANCE AND GETTING BETTER
    MATTERA, L
    ELECTRONIC DESIGN, 1979, 27 (06) : 50 - &
  • [48] High-performance of the Multiplication over the Quadratic Extension in Montgomery Domain for the Pairing Cryptosystems
    Mrabet, Amine
    Darmon, Patrice
    2019 19TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2019, : 79 - 83
  • [49] Low-Cost and High-Performance 8 × 8 Booth Multiplier
    Naga Venkata Vijaya Krishna Boppana
    Jeevani Kommareddy
    Saiyu Ren
    Circuits, Systems, and Signal Processing, 2019, 38 : 4357 - 4368
  • [50] A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs
    Abbasian, Erfan
    Sofimowloodi, Sobhan
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (11) : 14365 - 14379