Comprehensive Analysis and Evaluation of DC-Link Voltage and Current Ripples in Symmetric and Asymmetric Two-Level Six-Phase Voltage Source Inverters

被引:7
|
作者
Taha, Wesam [1 ]
Azer, Peter [1 ]
Poorfakhraei, Amirreza [1 ]
Dhale, Sumedh [1 ]
Emadi, Ali [1 ]
机构
[1] McMaster Univ, McMaster Automot Resource Ctr, Hamilton, ON L8P 0A6, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Voltage; Capacitors; Support vector machines; Pulse width modulation; Stress; Load modeling; Switches; dc-ac converters; inverters; multi-phase drives (MPD); pulsewidth modulation; RMS CURRENT; CAPACITOR; MINIMIZATION; STRATEGY; MACHINES;
D O I
10.1109/TPEL.2022.3214096
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiphase drives (MPD) in general and six-phase in particular have been gaining popularity in many industries, which calls for a proper multiphase inverter (MPI) design. For voltage source inverter (VSI)-fed drives, the knowledge of voltage and current stresses on the dc-link are imperative for input capacitor sizing. To this end, the voltage and current stresses on the dc-link capacitor in two-level six-phase VSIs are examined thoroughly in this article for two configurations of load/winding spatial distribution: symmetric and asymmetric. First, the harmonic spectrum of the input dc current of each inverter is analyzed in detail by benchmarking them against the conventional three-phase VSI, to precisely establish the dc-capacitor requirement reduction in six-phase counterparts. Second, analytical formulae for the dc-link capacitor voltage ripples are derived for both configurations. Third, simple formulae for dc-capacitor sizing for six-phase VSIs with different load configurations are provided. The accuracy of the derived formulae is verified by simulation and experimental testing at various power factors and modulation depth. It is found that six-phase VSI supplying symmetric and asymmetric loads reaps 10% and 7% lower dc-link current ripples, respectively. Hence, six-phase symmetric loads yield the smallest capacitor size.
引用
收藏
页码:2215 / 2229
页数:15
相关论文
共 50 条
  • [41] Influence of dc-link bus voltage on power losses and thermal behavior of a bidirectional two-level dc-ac converter
    Spallier, Frederic
    Brockerhoff, Philip
    [J]. 2013 8TH INTERNATIONAL CONFERENCE AND EXHIBITION ON ECOLOGICAL VEHICLES AND RENEWABLE ENERGIES (EVER), 2013,
  • [42] Modeling and Analysis of the Dead-Time Effects in Parallel Two-Level Voltage Source Inverters
    Itkonen, Toni
    Luukko, Julius
    Pollanen, Riku
    [J]. 2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2672 - 2678
  • [43] Analysis of DC-Link Capacitor Losses in Three-Level Neutral Point Clamped and Cascaded H-Bridge Voltage Source Inverters
    Orfanoudakis, Georgios I.
    Sharkh, Suleiman M.
    Yuratich, Michael A.
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 664 - 669
  • [44] A Low Common-Mode SVPWM for Two-Level Three-Phase Voltage Source Inverters
    Zheng, Jian
    Peng, Cunxing
    Zhao, Kaihui
    Lyu, Mingcheng
    [J]. ENERGIES, 2023, 16 (21)
  • [45] A Novel Double-Voltage-Vector Model-Free Predictive Current Control Method for Two-Level Voltage Source Inverters
    Hu, Cungang
    Yin, Zheng
    Rui, Tao
    Zhang, Zhenbin
    Shen, Weixiang
    Cao, Wenping
    Holmes, Donald Grahame
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (06) : 5872 - 5884
  • [46] DC-Link Ripple Current Reduction for Paralleled Three-Phase Voltage-Source Converters With Interleaving
    Zhang, Di
    Wang, Fei
    Burgos, Rolando
    Lai, Rixin
    Boroyevich, Dushan
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (06) : 1741 - 1753
  • [47] Analysis and Calculation of DC-Link Current and Voltage Ripple for Three-Phase Inverter with Unbalanced Loads
    Pei, Xuejun
    Kang, Yong
    Chen, Jian
    [J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 1565 - 1572
  • [48] Dead Time Effect in Two-Level Space Vector PWM Voltage Source Inverters with Large Current Ripple
    Mao, Xiaolin
    Ayyanar, Raja
    Jain, Amit Kumar
    [J]. 2011 TWENTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2011, : 679 - 684
  • [49] Common-Mode Voltage Elimination for Dual Two-Level Inverter-Fed Asymmetrical Six-Phase PMSM
    Shen, Zewei
    Jiang, Dong
    Liu, Zicheng
    Ye, Donglin
    Li, Jian
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (04) : 3828 - 3840
  • [50] DSVPWM with Open-Leg Switching state for Two-Level Three-Phase Voltage Source Inverters
    Boonsomchuae, Kanitphan
    Tunyasrirut, Satean
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (10): : 25 - 31