Maskless Lithography for High-Density Package Redistribution Layers

被引:0
|
作者
Murali, Prahalad [1 ]
Nimbalkar, Pratik [1 ]
Kathaperumal, Mohanalingam [1 ]
Losego, Mark D. [1 ]
Tummala, Rao [1 ]
Swaminathan, Madhavan [2 ,3 ]
机构
[1] Georgia Inst Technol, 3D Syst Packaging Res Ctr, Atlanta, GA 30332 USA
[2] Penn State Univ, 3D Syst Packaging Res Ctr, University Pk, PA 16802 USA
[3] Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA
关键词
maskless aligner; RDL; fine-line; throughput;
D O I
10.1109/ECTC51909.2023.00033
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Heterogeneous integration of chiplets requires highdensity fine line/space (L/S) interconnections to enable system scaling. However, as Moore's law for transistors slows down, the dies are disaggregated based on their specific functions thereby increasing the package sizes to accommodate various dies of different functionalities. To enable a high-density redistribution layer (RDL) in the package, this paper studies the fine-line patterning capability of maskless aligner systems. The paper evaluates the smallest achievable feature size on four different thicknesses namely 5 mu m, 7 mu m, 25 mu m and 80 mu m of dry film photoresists (PRs). This work also investigates the effect of dose and defocus on photoresists. Two of the photoresists (5 mu m and 80 mu m) are positive tone and the other 2 are negative tone. The finest L/S obtained was 1.5 mu m with the positive tone 5 mu m dry film photoresist, 3 mu m using the 7 mu m negative tone and 20 mu m using the 80 mu m positive tone resist. This paper also investigates the throughput of the maskless aligners based on the dose, exposure area, and pattern density.
引用
收藏
页码:147 / 151
页数:5
相关论文
共 50 条
  • [1] Accurate position measurement of a high-density beam spot array in digital maskless lithography
    Kang, Dong Won
    Kang, Minwook
    Hahn, Jae W.
    APPLIED OPTICS, 2013, 52 (23) : 5862 - 5868
  • [2] Enhanced Biased HAST Reliability of Polyimide for High-Density Redistribution Layers
    Onuma, Takumi
    Matsukawa, Daisaku
    Tanabe, Takahiro
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 126 - 130
  • [3] Reliability Modeling of Micro-vias in High-Density Redistribution Layers
    Nimbalkar, Pratik
    Kathaperumal, Mohanalingam
    Liu, Fuhan
    Swaminathan, Madhavan
    Tummala, Rao
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 983 - 988
  • [4] High-density package design
    Sandhu, Javed
    Varga, Ed
    Advanced Packaging, 2005, 14 (05): : 24 - 25
  • [5] Measuring two-dimensional profiles of beam spots in a high-density spot array for a maskless lithography system
    Kang, Dong Won
    Kang, Minwook
    Hahn, Jae W.
    APPLIED OPTICS, 2014, 53 (36) : 8507 - 8513
  • [6] High-Density DRAM Package Simulation
    Wan, Ng Hong
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 700 - 704
  • [7] HIGH-DENSITY INTERCONNECTS USING LASER LITHOGRAPHY
    LEVINSON, LM
    EICHELBERGER, CW
    WOJNAROWSKI, RJ
    CARLSON, RO
    PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 1319 - 1327
  • [8] Silicon interposer technology for high-density package
    Matsuo, M
    Hayasaka, N
    Okumura, K
    Hosomi, E
    Takubo, C
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1455 - 1459
  • [9] MAPPER: High throughput maskless lithography
    Wieland, M. J.
    de Boer, G.
    ten Berge, G. F.
    van Kervinck, M.
    Jager, R.
    Peijster, J. J. M.
    Slot, E.
    Steenbrink, S. W. H. K.
    Teepen, T. F.
    Kampherbeek, B. J.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637
  • [10] Motor controller squeezes into high-density package
    Granville, F
    EDN, 1997, 42 (02) : 18 - 18