A Multi-Processor Implementation for Networked Control Systems

被引：0
|
作者：
Maass, Alejandro I. [1 ]
Wang, Wei
Nesic, Dragan [1 ]
Tan, Ying [1 ]
Postoyan, Romain [2 ]
机构：
[1] Univ Melbourne, Sch Elect Mech & Infrastruct Engn, Parkville, Vic 3010, Australia
[2] Univ Lorraine, CNRS, CRAN, F-54000 Nancy, France
来源：
IEEE CONTROL SYSTEMS LETTERS | 2023年 / 7卷
基金：
澳大利亚研究理事会;
关键词：
Program processors; Stability analysis; Computational modeling; Industrial Internet of Things; Task analysis; Parallel processing; Linear systems; Multiple processors; networked control systems; hybrid systems; averaging; COMMUNICATION CONSTRAINTS; TRANSMISSION INTERVALS;
D O I：
10.1109/LCSYS.2023.3273499
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We study nonlinear networked control systems (NCS), where the controller is implemented over multiple processors via an emulation-based approach. We start with a stable and centralised NCS commonly considered in the literature. Then, we show how to implement the centralised controller over multiple processors inspired by parallel computing techniques, so that stability is preserved (semi-globally and practically) under sufficiently fast computations. An example is given to illustrate the main results.
引用
收藏
页码：1524 / 1529
页数：6
相关论文
共 50 条
  • [41] Improved processor synchronization for multi-processor traffic simulator
    Nakamura, S
    Kawanishi, T
    Tanimoto, S
    Miyanishi, Y
    Saito, S
    [J]. SYSTEMS MODELING AND SIMULATION: THEORY AND APPLICATIONS, 2005, 3398 : 386 - 391
  • [42] A new implementation of asynchronous iterations with flexible communication on a network of symmetric multi-processor
    Jarraya, M
    El Baz, D
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 777 - 783
  • [43] Implementation of a 64-point FFT on a Multi-Processor System-on-Chip
    Airoldi, Roberto
    Garzia, Fabio
    Nurmi, Jari
    [J]. PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 20 - 23
  • [44] Implementation of High-Speed Serial Interconnects for Multi-Processor Parallel System
    Wang, Jun
    Zhao, Zhipeng
    Yang, Bin
    Fan, Wengui
    Zhang, Yuxi
    [J]. ADVANCED MULTIMEDIA AND UBIQUITOUS ENGINEERING: FUTURE INFORMATION TECHNOLOGY, 2015, 352 : 331 - 336
  • [45] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    [J]. PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 1999, : 499 - 506
  • [46] Efficient automated synthesis, programing, and implementation of multi-processor platforms on FPGA chips
    Nikolov, Hristo
    Stefanov, Todor
    Deprettere, Ed
    [J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 323 - 328
  • [47] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    [J]. JOURNAL OF ALGORITHMS, 2001, 38 (01) : 2 - 24
  • [48] Gravitational Search Algorithm Based Task Scheduling for Multi-Processor Systems
    Thakur, Abhijeet Singh
    Biswas, Tarun
    Kuila, Pratyay
    [J]. 2018 FOURTH IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), 2018, : 253 - 257
  • [49] CNC, BUILT ACCORDING TO MPST (MULTI-PROCESSOR REGULATOR SYSTEMS) RECOMMENDATIONS
    SIGNER, A
    [J]. WERKSTATTSTECHNIK ZEITSCHRIFT FUR INDUSTRIELLE FERTIGUNG, 1981, 71 (12): : 729 - 733
  • [50] A framework for reliability assessment and enhancement in multi-processor systems-on-chip
    Beltrame, G.
    Bolchini, C.
    Fossati, L.
    Miele, A.
    Sciuto, D.
    [J]. DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 132 - 140
12345