EigenEdge: Real-Time Software Execution at the Edge with RISC-V and Hardware Accelerators

被引:0
|
作者
Chiu, Kuan-Lin [1 ]
Eichler, Guy [1 ]
Seyoum, Biruk [1 ]
Carloni, Luca P. [1 ]
机构
[1] Columbia Univ, New York, NY USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
An important goal in the field of real-time computation at the edge is to achieve balance between low-latency requirements and strict low-power constraints. Into this equation, we would like to incorporate simple Application Programming Interfaces (APIs) for software development and utilization of open-source IPs that encourage reusability in the public domain. One big challenge is to bridge the gap between APIs that simplify the implementation of complex algorithms but mostly rely on CPU-centric computing paradigms, and lightweight heterogeneous hardware architectures designed for the constraints of real-time computation at the edge. We introduce a hardware/software co-design approach that combines software applications designed with Eigen, a powerful open-source C++ library that abstracts linear-algebra workloads, and real-time execution on heterogeneous System-on-Chip (SoC) architectures. We use ESP, an open-source SoC design platform that allows us to integrate the CVA6 RISC-V processor and custom hardware accelerators. With FPGA-based experiments, we show that our approach provides significant performance and energy efficiency gains, while maintaining the simplification provided by high-level software development.
引用
收藏
页码:209 / 214
页数:6
相关论文
共 50 条
  • [21] RS5: An Integrated Hardware and Software Ecosystem for RISC-V Embedded Systems
    Nunes, Willian Analdo
    Dal Zotto, Angelo Elias
    Borges, Caroline da Silva
    Moraes, Fernando Gehm
    15TH IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS 2024, 2024, : 198 - 202
  • [22] The Rise of RISC-V from Edge to Cloud
    Su, Charlie Hong-Men
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [23] RT-LIFE: Portable RISC-V Interface for Real-Time Lightweight Security Enforcement
    Spang, Christoph
    Meisel, Florian
    Koch, Andreas
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2021, 2022, 13227 : 179 - 194
  • [24] A review of CNN accelerators for embedded systems based on RISC-V
    Sanchez-Flores, Alejandra
    Alvarez, Lluc
    Alorda-Ladaria, Bartomeu
    2022 IEEE INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (IEEE COINS 2022), 2022, : 222 - 227
  • [25] Software Mitigation of RISC-V Spectre Attacks
    Balucea, Ruxandra
    Irofti, Paul
    INNOVATIVE SECURITY SOLUTIONS FOR INFORMATION TECHNOLOGY AND COMMUNICATIONS, SECITC 2023, 2024, 14534 : 51 - 64
  • [26] SLM ISA and Hardware Extensions for RISC-V Processors
    Ghasemi, S. Maryam
    Meschkov, Sergej
    Krautter, Jonas
    Gnad, Dennis R. E.
    Tahoori, Mehdi B.
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,
  • [27] A Survey of the RISC-V Architecture Software Support
    Mezger, Benjamin W.
    Santos, Douglas A.
    Dilillo, Luigi
    Zeferino, Cesar A.
    Melo, Douglas R.
    IEEE ACCESS, 2022, 10 : 51394 - 51411
  • [28] Open Portable Trusted Execution Environment framework for RISC-V
    Boubakri, Marouene
    Chiatante, Fausto
    Zouari, Belhassen
    2021 IEEE 19TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2021), 2021, : 39 - 46
  • [29] Hardware/Software Co-Design of Cryptographic SoC Based on RISC-V Virtual Prototype
    Zheng, Xin
    Wu, Junwei
    Lin, Xian
    Gao, Huaien
    Cai, Suting
    Xiong, Xiaoming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3624 - 3628
  • [30] COMPAS: Compiler-assisted Software-implemented Hardware Fault Tolerance for RISC-V
    Sharif, Uzair
    Mueller-Gritschneder, Daniel
    Schlichtmann, Ulf
    2022 11TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2022, : 80 - 83